Concept #1: Virtex-4FX Board with Parani Bluetooth Development Kit DAQ – FPGA – PC System Input Output Input Data Data Storage Connection Speed Connection.

Slides:



Advertisements
Similar presentations
Pocket PC – DSP Integrated System Gliwice February 13 th, 2009.
Advertisements

Autonomous Sensor and Control Platform Rover Tae Lee Josh Reitsema Scott Zhong Mike Chao Mark Winter.
Elements of a Microprocessor system Central processing unit. This performs the arithmetic and logical operations, such as add/subtract, multiply/divide,
Microprocessors. Von Neumann architecture Data and instructions in single read/write memory Contents of memory addressable by location, independent of.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Introduction Part 3: Input/output and co-processors dr.ir. A.C. Verschueren.
Concept Generation and Evaluation MSD Project Multi Camera System.
Steven Koelmeyer BDS(hons)1 Reconfigurable Hardware for use in Ad Hoc Sensor Networks Supervisors Charles Greif Nandita Bhattacharjee.
Control System for Smart House Characterization Students Yossi Lempert Natan Keren Instructor Konstantin Sinyuk.
Super Fast Camera System Performed by: Tokman Niv Levenbroun Guy Supervised by: Leonid Boudniak.
Handheld TFTP Server with USB Andrew Pangborn Michael Nusinov RIT Computer Engineering – CE Design 03/20/2008.
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
User Interface (hardware). Overview  Translate user actions into electrical control signal which controls the robot movement  Be able to input and store.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Performed by: Vyacheslav Yushin Igor Derzhavetz Instructor: Karina Odinaev המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון.
P09311: Interface for Multi-Purpose Driver/Data Acquisition System Adam Van FleetProject Leader, EE DAQ Hardware Development David HoweElectrical Engineer.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
Team Lifted: Critical Design Review Andrew Cober Dan Crowe Sujan Gautam Anthony Schubert Ryan Yeash.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Characterization.
Programmable Logic Controllers Mary Holleboom ENGR 315 Dec. 5, 2001.
P07302 Summary Motor Controller Module. Team Members.
P07204 Coordinate Storage Options. Weighting Stage RAMFlash Selection CriteriaWeightRatingWeightRatingWeight Cost10% Development Needed30%
1 Mid-term Presentation Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
Computer Basics Flashcards #2
PCI/104 Explanation and Uses in Test Program Set Development.
Final presentation Encryption/Decryption on embedded system Supervisor: Ina Rivkin students: Chen Ponchek Liel Shoshan Winter 2013 Part A.
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.
Walkie-Talkie via Bluetooth By : Kopitman Reem Stolberg Dmitri Instructor: Chen Koren The final presentation.
Bringing your technology to life…
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Spring 2009.
Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.
12/09/2015Sheffield University 1 Target Electronics Recap - Decision has been made to rebuild the target electronics control system so that it is upgraded.
Engaging Undergraduate Students with Robotic Design Projects James O. Hamblen School of ECE, Georgia Tech, Atlanta, GA
SW and HW platforms for development of SDR systems SW: Model-Based Design and SDR HW: Concept of Modular Design and Solutions Fabio Ancona Sundance Italia.
By Conor Smyth. Contents Abstract Hardware Tri Axis Accelerometer Microcontroller Wireless Device Software Microcontroller End – User Interface.
A Monte Carlo Simulation Accelerator using FPGA Devices Final Year project : LHW0304 Ng Kin Fung && Ng Kwok Tung Supervisor : Professor LEONG, Heng Wai.
Yu Du, Yu Long Electrical & Computer Engineering
McGraw-Hill/Irwin Copyright © 2013 by The McGraw-Hill Companies, Inc. All rights reserved. Extended Learning Module A Computer Hardware and Software.
Click once to reveal the definition. Think of the answer. Then click to see if you were correct. HARDWARE Physical parts of the computer.
P09311: FPGA Based Multi-Purpose Driver / Data Acquisition System Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Adam Van FleetEEProject Manager/Documentation.
UClinux console (HyperTerminal) Memec V2MB1000 prototyping board running uClinux on embedded Xilinx® MicroBlaze™ processor Development system with Xilinx.
Group 10 – Extensible Digital Logic Educational Tool.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
P08311: FPGA Based multi-purpose driver / data acquisition system Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Andrew FitzgeraldCEProject Manager/FPGA.
Fail-Safe Module for Unmanned Autonomous Vehicle
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
Project Description The Square D occupancy sensors use both ultrasonic and passive infrared technology (PIR) to detect occupancy in a room. This project.
I 2 C FOR SENSORS IN THE DOM Nestor Institute Koutsoumpos Vasileios - Nestor Institute 1.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.
PXD DAQ News S. Lange (Univ. Gießen) Belle II Trigger/DAQ Meeting (Jan 16-18, 2012, Hawaii, USA) Today: only topics important for CDAQ - GbE Connection.
E. Hazen -- Upgrade Week1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
Michael Rahaim, PhD Candidate Multimedia Communications Lab
AMC13 Project Status E. Hazen - Boston University
CALICE DAQ Developments
Implementing VHDL Modules onto Atlys Demo Board
Principles of Information Technology
Operating Systems (CS 340 D)
CoBo - Different Boundaries & Different Options of
Building a Wireless Recomposible and Reconfigurable Embedded System
Raspberry Pi.
Serial Data Hub (Proj Dec13-13).
2.C Memory GCSE Computing Langley Park School for Boys.
Xilinx Alliance Series
Presentation transcript:

Concept #1: Virtex-4FX Board with Parani Bluetooth Development Kit DAQ – FPGA – PC System Input Output Input Data Data Storage Connection Speed Connection Status Input Data Connection Status Connection Speed Data Storage Data routed through DAQ Virtex – 4FX FPGA via I/O USB FIFO Bluetooth Development Board PC Handler GUI Micro- Processor FPGA Handler

Concept #2: BASYS Board with Bluetooth Modules DAQ – FPGA – PC System Input Output Input Data Data Storage Connection Speed Connection Status Input Data Connection Status Connection Speed Data Storage Data routed through DAQ Spartan 3-E FPGA via I/O USB FIFO Bluetooth Module 1 Bluetooth Module 2 Wireless Transmission PC Handler GUI FPGA Handler

Concept #3: Spartan-3 Board with Parani Bluetooth Development Kit DAQ – FPGA – PC System Input Output Input Data Data Storage Connection Speed Connection Status Input Data Connection Status Connection Speed Data Storage Data routed through DAQ Spartan-3 FPGA via I/O USB Interface Bluetooth Development Board PC Handler GUI FPGA Handler

Description of Selection Criteria Software Complexity: –Complexity of VHDL development based on projected time for coding. (i.e. utilizing basic Bluetooth modules provided would require extensive coding of Bluetooth stack, thus adding a significant amount of time to the VHDL development) Bluetooth Complexity: –Two different approaches to Bluetooth have been provided (Bluetooth modules and Parani development board). Utilizing the modules will require custom logic/coding as well as a large amount of hardware development. Hence, more complex with Bluetooth modules over Parani (which is simply RS232) Cost: –Lower cost beneficial Size: –Smaller size beneficial. This stems from possible application in robotics platforms where this system would be mounted on a robot. Thus, smaller is better. Memory Speed: –Want fast speed of memory so that don’t run into bottlenecks of P08311 (for their project, the Compact Flash memory that they used was much too slow for the application). DAQ-FPGA Interface Complexity: –Simpler the interface, less chance of data being lost or data transmission to be slowed down. Processor: –Embedded processor posed problems in complexity of coding/communication for P Moving away from embedded processor will be desired.

FPGA Selection Criteria Selection Criteria Weight (5% Increments) Concepts Virtex-4FX (Parani BT)Basys (BT modules)Spartan-3 (Parani BT) Rating (1-5)*WeightedRating (1-5)*WeightedRating (1-5)*Weighted Software Complexity*20% Bluetooth Complexity**15% Cost***5% Size****5% Memory Speed20% DAQ-FPGA Interface Complexity25% Processor ~10% Total Score Rank231 Decision?No Yes * 1 low to 5 high ** low complexity = high score ***low cost = high score ****smaller size = higher score ~Embedded = 1, Separate = 5