Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 12 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power.

Slides:

Advertisements

Similar presentations

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Advertisements

9/15/05ELEC / Lecture 71 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

ELEC Digital Logic Circuits Fall 2014 Logic Synthesis (Chapters 2-5) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and.

Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Chapter 09 Advanced Techniques in CMOS Logic Circuits

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.

8/29/06 and 8/31/06 ELEC / Lecture 3 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits (ELEC 5970/6970) Low Voltage.

10/27/05ELEC / Lecture 161 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:

10/25/05ELEC / Lecture 151 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Dec. 1, 2005ELEC Class Presentation1 Impact of Pass-Transistor Logic (PTL) on Power, Delay and Area Kalyana R Kantipudi ECE Department Auburn.

11/03/05ELEC / Lecture 181 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

8/19/04ELEC / ELEC / Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and Self-Test Fall 2004 Vishwani.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 5 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Low Voltage Low-Power Devices Vishwani.

8/30/05ELEC / Lecture 31 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

9/20/05ELEC / Lecture 81 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

9/13/05ELEC / Lecture 61 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Spring 07, Feb 27 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Power Consumption in a Memory Vishwani D. Agrawal.

8/18/05ELEC / Lecture 11 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

10/11/05ELEC / Lecture 121 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Fall 2006, Oct. 5 ELEC / Lecture 8 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Glitch-Free ASICs and Custom.

Introduction to CMOS VLSI Design Circuit Families.

8/23-25/05ELEC / Lecture 21 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 13 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino.

10/20/05ELEC / Lecture 141 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 6 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Dynamic Power: Device Sizing Vishwani.

Fall 2006: Dec. 5 ELEC / Lecture 13 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Adiabatic Logic Vishwani.

Digital CMOS Logic Circuits

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 11 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Adiabatic Logic Vishwani D. Agrawal.

9/27/05ELEC / Lecture 91 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Dynamic and Pass-Transistor Logic

Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 14 Advanced MOS and Bipolar Logic Circuits.

EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

A Class Presentation for VLSI Course by : Fatemeh Refan Based on the work Leakage Power Analysis and Comparison of Deep Submicron Logic Gates Geoff Merrett.

EE 447 VLSI Design Lecture 8: Circuit Families.

Low Power Architecture and Implementation of Multicore Design Khushboo Sheth, Kyungseok Kim Fan Wang, Siddharth Dantu ELEC6270 Low Power Design of Electronic.

L 19: Low Power Circuit Optimization. Power Optimization Modeling and Technology Circuit Design Level –logic Families –low-power Flip-Flops –low-power.

Chapter 1 Combinational CMOS Logic Circuits Lecture # 4 Pass Transistors and Transmission Gates.

ECE442: Digital ElectronicsSpring 2008, CSUN, Zahid Static CMOS Logic ECE442: Digital Electronics.

Lecture 10: Circuit Families. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 10: Circuit Families2 Outline  Pseudo-nMOS Logic  Dynamic Logic  Pass Transistor.

CSE477 L07 Pass Transistor Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 07: Pass Transistor Logic Mary Jane Irwin (

Introduction to CMOS VLSI Design Lecture 9: Circuit Families

Spring 2010, Mar 10ELEC 7770: Advanced VLSI Design (Agrawal)1 ELEC 7770 Advanced VLSI Design Spring 2010 Gate Sizing Vishwani D. Agrawal James J. Danaher.

Digital Integrated Circuits A Design Perspective

1. Digital cmos.2 10/15 Figure 10.1 Digital IC technologies and logic-circuit families. Digital IC Technologies CMOS & Pass Transistor Logic dominate.

EE210 Digital Electronics Class Lecture 10 April 08, 2009

Static CMOS Logic Seating chart updates

EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 A few notes for your design  Finger and multiplier in schematic design  Parametric analysis.

Copyright Agrawal, 2007ELEC6270 Spring 13, Lecture 101 ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Adiabatic Logic Vishwani D. Agrawal.

ELEC Digital Logic Circuits Fall 2015 Logic Synthesis (Chapters 2-5) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and.

1 Dynamic CMOS Chapter 9 of Textbook. 2 Dynamic CMOS  In static circuits at every point in time (except when switching) the output is connected to either.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

ELEC Digital Logic Circuits Fall 2015 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.

CSE477 L06 Static CMOS Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 06: Static CMOS Logic Mary Jane Irwin (

ELEC Digital Logic Circuits Fall 2014 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.

Lecture 08: Pass Transistor Logic

ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power Logic Family Vishwani D. Agrawal James J. Danaher.

ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.

Vishwani D. Agrawal James J. Danaher Professor

ELEC 5270/6270 Spring 2015 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.

Vishwani D. Agrawal James J. Danaher Professor

ELEC 5270/6270 Spring 2011 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power Logic Family Vishwani D. Agrawal James J. Danaher.

ELEC 7770 Advanced VLSI Design Spring 2016 Technology Mapping

Ratioed Logic EE141.

COMBINATIONAL LOGIC - 2.

ELEC 5270/6270 Spring 2009 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.

Presentation transcript:

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 12 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power Logic Family Vishwani D. Agrawal James J. Danaher Professor Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 122 Low-Power Logic Styles Pass transistor logic Pass transistor logic Dynamic logic Dynamic logic Domino logic Domino logic Adiabatic and charge recovery logic Adiabatic and charge recovery logic Asynchronous logic Asynchronous logic Logic restructuring Logic restructuring

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 123 Pass Transistor Logic (PTL) Requires fewer transistors Requires fewer transistors Smaller area Smaller area Reduced capacitance Reduced capacitance Reduced energy and power Reduced energy and power

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 124 CMOS AND Gate F = AB A B A B

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 125 Pass Transistor AND Gate A B F = AB 0 Need 4 transistors instead of 6 for CMOS AND gate.

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 126 CMOS OR Gate F = A + B A B A B

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 127 Pass Transistor OR Gate 1 B F = A + B A Need 4 transistors instead of 6 for CMOS OR gate.

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 128 Reduced Voltage Swing VDD = 2.5V IN OUT n transistors, W/L = 0.5μ/0.25μ p transistors, W/L = 1.5μ/0.25μ Vx = VDD – V tn

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 129 Spice Simulation Time, ns Voltage, V IN OUT Vx J. M. Rabaey, A. Chandrakasan and B. Nokolić, Digital Integrated Circuits, Upper Saddle River, New Jersey: Pearson Education, 2003.

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1210 Voltage Transfer Characteristic (VTC) of AND Gate A B F = AB 0 n transistors, W/L = 0.5μ/0.25μ p transistors, W/L = 1.5μ/0.25μ

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1211 VTC: Spice Simulation Vin, V F, V B = VDD A = 0 → VDD A = VDD, B = 0 → VDD A = B = 0 → VDD VDD – V tn

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1212 Energy VDD = 2.5V 0 → VDD CL T E 0→1 =∫ P(t) dt = VDD ∫ i(t) dt 0 VDD-V tn = VDD ∫ CL dVout = CL VDD (VDD – V tn ) < CL VDD 2 0 If this voltage is insufficient for turning the pMOS Transistor in inverter off, leakage power will be consumed. Vout i(t)

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1213 Energy: PTL vs. CMOS PTL consumes less dynamic power than static CMOS Logic. PTL consumes less dynamic power than static CMOS Logic. PTL leakage may be higher when output is low, because the reduced voltage level may be insufficient to turn the PMOS transistor in the inverter off. PTL leakage may be higher when output is low, because the reduced voltage level may be insufficient to turn the PMOS transistor in the inverter off.

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1214 Ways to Reduce Leakage Level restoration Level restoration Multiple-threshold transistors Multiple-threshold transistors Transmission-gate logic Transmission-gate logic

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1215 Level Restoration A=1 B=1 CL Vout VDDLevel restorer Level restorer device should be weaker than the nMOS pass transistor. Otherwise, VDD → 0 transition at Vout will be impossible. 0

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1216 Multiple-Threshold Transistors Use zero-threshold pass-transistors. Use zero-threshold pass-transistors. Use high-threshold transistors in all other gates. Use high-threshold transistors in all other gates. This can cause leakage through multiple gates. This can cause leakage through multiple gates.

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1217 Leakage Through Zero-Threshold Transistors Zero or low-threshold transistors Leakage current path

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1218 Transmission-Gate Logic Provides both power and ground levels. Provides both power and ground levels. Good design, except needs more transistors. Good design, except needs more transistors. ASBASB S’A’ + SB’ Inverting multiplexer

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1219 Transmission-Gate XOR A AB’+A’B B

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1220 A Logic Library Cell Number of transistors CMOSTGL OR026 MUX21126 AND026 XOR2126 AND038 AOI3210 OAI216 OAI3210 AO218 NOR048 OR038 NOR02_2x4 OAI22110 NAND02_2x4 AOI32112 INV022 DFFR34

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1221 Synthesis of PTL ABCZ Shannon’s expansion: Z =AB + BC + AC =A(B+BC+C) + A’(BC) =A(B+C) + A’BC =A[B+B’C] + A’[BC] A 1 0 B CC10 Z

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1222 Pass-Transistor Cell

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1223 Synthesis of Z = A’B + B’C + A’C’ B 0 A C Z C = 1, Z = A’B + B’ B = 1, Z = A’ B = 0, Z = 1 C = 0, Z = A’

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1224 Synthesis of Z = A’ + BC’ + B’C 0 B B’ A A’ C C’ Z A = 1, Z = BC’ + B’C B = 1, Z = C’ B = 0, Z = C A = 0, Z = 1

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1225 Synthesis of Z = AB’C’ + A’B’C A’ A B’ B C’ C 1 Z A = 1, Z = B’C’ B = 1, Z = 0 B = 0, Z = C’ A = 0, Z = B’C B = 1, Z = 0 B = 0, Z = C

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1226 CPL: Complementary Pass- Transistor Logic Every signal and its complement is generated. Every signal and its complement is generated. Gates are static, because the output is connected to either VDD or GND. Gates are static, because the output is connected to either VDD or GND. Design is modular; same cell can produce various gates by simply permuting the input signals. Design is modular; same cell can produce various gates by simply permuting the input signals. Also called differential pass-transistor logic (DPL) Also called differential pass-transistor logic (DPL)

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1227 A CPL Cell

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1228 CPL Cell Used As AND/NAND A B A’ B’ B B’ Z = AB Z’ = (AB)’

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1229 CPL Cell Used As OR/NOR A B A’ B’ B’ B Z = A + B Z’ = (A + B)’

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1230 CPL Cell Used As XOR/XNOR A A’ A’ A B’ B Z = AB’ + A’B Z’ = AB + A’B’

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1231 CPL vs. CMOS CPL requires fewer transistors. CPL requires fewer transistors. Useful for modular (array) circuits like adders, multipliers, barrel shifter, etc. Useful for modular (array) circuits like adders, multipliers, barrel shifter, etc. CPL operation can be faster and energy efficient. CPL operation can be faster and energy efficient. Following example is taken from: Following example is taken from: M. E. Elrabaa, I. S. Abu-Khater, and M. I. Elmasry, Advanced Low-Power Digital Circuit Techniques, Springer, 1997, Chapter 2. M. E. Elrabaa, I. S. Abu-Khater, and M. I. Elmasry, Advanced Low-Power Digital Circuit Techniques, Springer, 1997, Chapter 2.

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1232 Example: 4-Bit Carry Select Adder A_1 B_1 Adder cell S1’ S0’ C0’ C0 C1’ C1 A_2 B_2 Adder cell S1’ S0’ C0’ C0 C1’ C1 M M M M M M M MM M S_1 C’_0 C_0 S_2 A_3 B_3 Adder cell S1’ S0’ C0’ C0 C1’ C1 A_4 B_4 Adder cell S1’ S0’ C0’ C0 C1’ C1 M M M M M M M MM M S_3 C’_2 S_4 C_4 C’_4

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1233 CMOS Carry-Select Adder Cell S1’ S0’ C0’ C0 C1’ C1 Ai Bi

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1234 CPL Adder Cell Ai Bi S1’ S0’ C0’ C0 C1’ C1

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1235 CPL Multiplexer Cell Ci Ci’ in1 in2 in1 in2 Ci Ci’ M out

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture Bit Adders in 0.8μ, 3.3V Type of design Type of logic Energy μW/MHz Delayns Minimum transistor size CMOS CPL Transistor sizing for delay optimization CMOS CPL

Copyright Agrawal, 2007ELEC6270 Fall 07, Lecture 1237 References G. R. Cho and T. Chen, “On the Impact of Technology Scaling on Mixed PTL/Static Logic,” Proc. IEEE Int. Conf. Computer Design, G. R. Cho and T. Chen, “On the Impact of Technology Scaling on Mixed PTL/Static Logic,” Proc. IEEE Int. Conf. Computer Design, R. Zimmermann and W. Fichtner, “Low- Power Logic Styles: CMOS Versus Pass- Transistor Logic,” IEEE J. Solid State Circuits, vol. 32, no. 7, pp , July R. Zimmermann and W. Fichtner, “Low- Power Logic Styles: CMOS Versus Pass- Transistor Logic,” IEEE J. Solid State Circuits, vol. 32, no. 7, pp , July 1997.