9/25/2002 Interface from Command & Data Handling (C&DH) to Control System.

Slides:



Advertisements
Similar presentations
HDL Programming Fundamentals
Advertisements

How to use TinyOS Jason Hill Rob Szewczyk Alec Woo David Culler An event based execution environment for Networked Sensors.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Lab 2 – DSP software architecture and the real life DSP characteristics of signals that make it necessary.
Digital Design with VHDL Presented by: Amir Masoud Gharehbaghi
In this presentation you will:
Mehmet Can Vuran, Instructor University of Nebraska-Lincoln Acknowledgement: Overheads adapted from those provided by the authors of the textbook.
PART 4: (2/2) Central Processing Unit (CPU) Basics CHAPTER 13: REDUCED INSTRUCTION SET COMPUTERS (RISC) 1.
1 Copyright © 1998 by Addison Wesley Longman, Inc. Chapter 13 In a language without exception handling: When an exception occurs, control goes to the operating.
Parallel and Distributed Simulation Time Warp: Other Mechanisms.
Embedded Systems Development Selecting a language for a real-time embedded system.
Input/Output Lecture #9 David Andrews
Run-Time Storage Organization
1 Interrupts INPUT/OUTPUT ORGANIZATION: Interrupts CS 147 JOKO SUTOMO.
Compiler Summary Mooly Sagiv html://
The Structure of the GNAT Compiler. A target-independent Ada95 front-end for GCC Ada components C components SyntaxSemExpandgigiGCC AST Annotated AST.
CS533 Concepts of Operating Systems Class 3 Integrated Task and Stack Management.
Getting the O in I/O to work on a typical microcontroller Activating a FLASH memory “output line” Part 1 Main part of Laboratory 1 Also needed for “voice.
03/05/2008CSCI 315 Operating Systems Design1 Memory Management Notice: The slides for this lecture have been largely based on those accompanying the textbook.
Graphical Tree-Based Scientific Calculator: CalcuWiz Will Ryan Christian Braunlich.
System Calls 1.
11 June 2003 United Defense LP -- Proprietary1 Auto-Reconfiguration on Grizzly Dr. NS Mohan United Defense, L.P. Ground Systems Division.
UNIX System Administration OS Kernal Copyright 2002, Dr. Ken Hoganson All rights reserved. OS Kernel Concept Kernel or MicroKernel Concept: An OS architecture-design.
1 Lecture 4: Threads Operating System Fall Contents Overview: Processes & Threads Benefits of Threads Thread State and Operations User Thread.
RM2D Let’s write our FIRST basic SPIN program!. The Labs that follow in this Module are designed to teach the following; Turn an LED on – assigning I/O.
Tutorial 111 The Visual Studio.NET Environment The major differences between Visual Basic 6.0 and Visual Basic.NET are the latter’s support for true object-oriented.
Google Web Toolkit An Overview By Shauvik Roy Choudhary.
Recall: Three I/O Methods Synchronous: Wait for I/O operation to complete. Asynchronous: Post I/O request and switch to other work. DMA (Direct Memory.
Digital Packaging Processor Gordon Hurford Jim McTiernan EOVSA PDR 15-March-2012.
6 Memory Management and Processor Management Management of Resources Measure of Effectiveness – On most modern computers, the operating system serves.
ONE Concept. ONE Work area & lab setup ONE Goals Provide single network interface regardless of physical link Provide reliable, isochronous message transport.
MACCE and Real-Time Schedulers Steve Roberts EEL 6897.
CE Operating Systems Lecture 3 Overview of OS functions and structure.
Real Time Operating Systems Memory Management & Device Control.
VARAN Bus Presentation 1 / 27 The VARAN BUS.
Documentation Dr. Andrew Wallace PhD BEng(hons) EurIng
REQUEST/REPLY COMMUNICATION
1 Text Reference: Warford. 2 Computer Architecture: The design of those aspects of a computer which are visible to the programmer. Architecture Organization.
Modes of transfer in computer
OS, , Part I Operating - System Structures Department of Computer Engineering, PSUWannarat Suntiamorntut.
> Power Supervison Desired Output level Source Diesel Valve Sink Diesel Valve > Valve Regulator Sink T = 40 ms Air Valve CBSE Course The SaveComp Component.
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
80386DX functional Block Diagram PIN Description Register set Flags Physical address space Data types.
Configuration Mapper Sonja Vrcic Socorro,
Concurrency Properties. Correctness In sequential programs, rerunning a program with the same input will always give the same result, so it makes sense.
July 18, UCSD - R.A. de Callafon Short Intro to Micro Processors and I/O functions of our Kinetic Sculpture Control Box Raymond de Callafon.
Interrupt driven I/O Computer Organization and Assembly Language: Module 12.
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
CS533 Concepts of Operating Systems Jonathan Walpole.
Intermediate-Code Generation Jin Tianxing
Architectural Mismatch: Why reuse is so hard? Garlan, Allen, Ockerbloom; 1994.
VIRTUAL NETWORK PIPELINE PROCESSOR Design and Implementation Department of Communication System Engineering Presented by: Mark Yufit Rami Siadous.
SOFTWARE DESIGN & SOFTWARE ENGINEERING Software design is a process in which data, program structure, interface and their details are represented by well.
Chapter 8: Memory Management. 8.2 Silberschatz, Galvin and Gagne ©2005 Operating System Concepts Chapter 8: Memory Management Background Swapping Contiguous.
KNU RTLAB A Real-Time Linux System For Autonomous Navigation And Flight Attitude Control Of An Uninhabited Aerial Vehicle Charles E. Hall, Jr. Mechanical.
A computer consists of five functionally independent main parts.
Simulink Interface Layer (SIL)
Dr.K.Venkata Subba Reddy Professor-CSE Department
Controlling a large CPU farm using industrial tools
CS 3305 System Calls Lecture 7.
CS 286 Computer Organization and Architecture
Simulink Basics Reijo Vuohelainen
Final Exam Review Department of Electrical and Computer Engineering
Universal Test Interface for Embedded DRAM Testing
TinyOS CSE466 Final Project Presentation
EFCS I/O.
Chapter 6 Programming the basic computer
Computer Architecture Assembly Language
CS-401 Computer Architecture & Assembly Language Programming
Presentation transcript:

9/25/2002 Interface from Command & Data Handling (C&DH) to Control System

9/25/2002 C&DH System Architecture One Ada package is used to integrate the application Contains procedures to perform the following: –Initialization –Rate processing (one task per rate) 80 Hz 10 Hz 5 Hz 1 Hz 0.1 Hz –Inter-task I/O

9/25/2002 Ada Restrictions System Architect has provided restrictions on use of Ada constructs –No “delay” statements Wants a single, periodic, interrupt –All dynamic memory allocations (“new”) must be performed in initialization code Worry about memory fragmentation Worry about memory leaks –Use up to optimization level 2 (“-O2” compilation flag) Worry about code generator at level 3 –Use dynamic elaboration checking (-gnatE compilation flag) Needed for DMS Requires use of pragma Elaborate or Elaborate_all to avoid Program_Error exception

9/25/2002 Package Application_Interface with Cyclic_Index_Types; package Application_Interface is procedure Initializations; procedure Eighty_Hz_Processing; procedure Eighty_Hz_Io; Ten_Hz_Offset : Cyclic_Index_Types.Offset_Type; procedure Ten_Hz_Processing; procedure Ten_Hz_Io; Five_Hz_Offset : Cyclic_Index_Types.Offset_Type; procedure Five_Hz_Processing; procedure Five_Hz_Io; One_Hz_Offset : Cyclic_Index_Types.Offset_Type; procedure One_Hz_Processing; procedure One_Hz_Io; Tenth_Hz_Offset : Cyclic_Index_Types.Offset_Type; procedure Tenth_Hz_Processing; procedure Tenth_Hz_Io; end Application_Interface;

9/25/2002 GN&C Interface With C&DH Sensor data is configured to simply “arrive” periodically Actuator data is automatically sent periodically Various I/O procedures used to move data

9/25/2002 Good Programming Practice Minimal processing in I/O procedures –They are called within the 80 Hz task –Should simply copy data from local objects to global objects 80 Hz Task 10 Hz Task 80 Hz processing 10 Hz I/O Signal 10 Hz task 10 Hz Task processing

9/25/ Second Frame (Theoretical) 10 Hz 80 Hz 5 Hz 1 Hz 0.1 Hz

9/25/ Second Frame (Real) 10 Hz 80 Hz 5 Hz 1 Hz 0.1 Hz 1 pass 10 passes 80 passes

9/25/2002 I/O Inputs Mode commands Reference frame Attitude command GPS attitude data (initialization only) Star Tracker data Inertial Sensor Assembly (ISA) data Reboost start time Reboost end time Outputs Thruster commands