Design Team Project: Physical Design ( Layout ) Kyungseok Kim ELEC 7770 Advanced VLSI Design Lecturer: Dr. Vishwani D. Agrawal.

Slides:

Advertisements

Similar presentations

Cambridge University Engineering Department VLSI Design Third Year Standard Project - SB1 Second Mini Lecture Web page: 12th.

Advertisements

Copyright 2001, Agrawal & BushnellLecture 12: DFT and Scan1 VLSI Testing Lecture 10: DFT and Scan n Definitions n Ad-hoc methods n Scan design  Design.

1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul.

Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.

ECAD Tool Flows These notes are taken from the book: It’s The Methodology, Stupid! by Pran Kurup, Taher Abbasi, Ricky Bedi, Publisher ByteK Designs,

Lecture 1 Design Hierarchy Chapter 1. Digital System Design Flow 1.Register-Transfer Levl (RTL) – e.g. VHDL/Verilog 2.Gate Level Design 3.Circuit Level.

Timing Analysis Timing Analysis Instructor: Dr. Vishwani D. Agrawal ELEC 7770 Advanced VLSI Design Team Project.

August 12, 2005Uppalapati et al.: VDAT'051 Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells 9th VLSI Design & Test Symposium.

1 Lecture 23 Design for Testability (DFT): Full-Scan n Definition n Ad-hoc methods n Scan design Design rules Scan register Scan flip-flops Scan test sequences.

Advanced VLSI Design Project Verification Bobby Dixon ELEC

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Viterbi Decoder: Presentation #11 M1 Overall Project Objective: Design a high speed Viterbi Decoder Stage 11: 12 th April 2004 Short Final Presentation.

Team W3: Anthony Marchetta Derek Ritchea David Roderick Adam Stoler Milestone 11: April 12th Short Final Presentation Overall Project Objective: Design.

M2: Team Paradigm :: Pre-Final Presentation 2-D Discrete Cosine Transform Team Paradigm (Group M2): Tommy Taylor Brandon Hsiung Changshi Xiao Bongkwan.

9 th Sept, VLSI Design & Test seminar series, Fall 2009, Auburn University, Auburn, AL Low Power Implementation of ARM1176JZF-S by Manish Kulkarni.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 6 - ASIC Design.

Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.

Vishwani D. Agrawal James J. Danaher Professor

S. Reda EN1600 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 24: Computer-Aided Design using Tanner Tools Prof. Sherief Reda Division.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 34: Design Methods (beyond Tanner Tools) Prof. Sherief Reda Division of.

Random Number Generator Dmitriy Solmonov W1-1 David Levitt W1-2 Jesse Guss W1-3 Sirisha Pillalamarri W1-4 Matt Russo W1-5 Design Manager – Thiago Hersan.

M2: Team Paradigm :: Milestone 5 2-D Discrete Cosine Transform Group M2: Tommy Taylor Brandon Hsiung Changshi Xiao Bongkwan Kim Project Manager: Yaping.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 30: Design Methodologies using Tanner Tools Prof. Sherief Reda Division.

CPU Design Project Synthesis Report ELEC Dr. Agrawal Lee W. Lerner April 24, 2007.

1 GPS Waypoint Navigation Team M-2: Charles Norman (M2-1) Julio Segundo (M2-2) Nan Li (M2-3) Shanshan Ma (M2-4) Design Manager: Zack Menegakis Presentation.

1 8 Bit ALU Rahul Vyas Gyanesh Chhipa Jaimin Shah Advisor: Dr. David W. Parent 05/08/2006.

7/13/ EE4271 VLSI Design VLSI Routing. 2 7/13/2015 Routing Problem Routing to reduce the area.

[M2] Traffic Control Group 2 Chun Han Chen Timothy Kwan Tom Bolds Shang Yi Lin Manager Randal Hong Mon. Nov. 24 Overall Project Objective : Dynamic Control.

1 ENTITY test is port a: in bit; end ENTITY test; DRC LVS ERC Circuit Design Functional Design and Logic Design Physical Design Physical Verification and.

Digital System Design EEE344 Lecture 1 INTRODUCTION TO THE COURSE

Timing control in verilog Module 3.1 Delays in Verilog.

Robust Low Power VLSI R obust L ow P ower VLSI Memory Management Units for Instruction and Data Cache for OR1200 CPU Core Arijit Banerjee ASIC/SOC Class.

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 1 Introduction.

Global Routing.

CAD for Physical Design of VLSI Circuits

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

ASIC Design Flow – An Overview Ing. Pullini Antonio

© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.

HDL-Based Layout Synthesis Methodologies Allen C.-H. Wu Department of Computer Science Tsing Hua University Hsinchu, Taiwan, R.O.C {

Teaching VLSI Design Considering Future Industrial Requirements Matthias Hanke

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.

Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.

Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.

This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.

George Mason University ECE 448 – FPGA and ASIC Design with VHDL ASICs vs. FPGAs ECE 448 Lecture 15.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

ECE 260B – CSE 241A /UCB EECS Kahng/Keutzer/Newton Physical Design Flow Read Netlist Initial Placement Placement Improvement Cost Estimation Routing.

ASIC to FPGA Conversion Flow. Conversion Feasibility Flow Chart Design Rules Checking Feasibility Report RTL CodeQuick Conversion ASIC Netlist Fault coverage.

Objectives Understand the design environment and flow

1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 1 Course Overview Mustafa Ozdal Computer Engineering Department, Bilkent University.

Dec 1, 2003 Slide 1 Copyright, © Zenasis Technologies, Inc. Flex-Cell Optimization A Paradigm Shift in High-Performance Cell-Based Design A.

DEVICES AND DESIGN : ASIC. DEFINITION Any IC other than a general purpose IC which contains the functionality of thousands of gates is usually called.

IMPLEMENTATION OF MIPS 64 WITH VERILOG HARDWARE DESIGN LANGUAGE BY PRAMOD MENON CET520 S’03.

Update on the Design Implementation Methodology for the 130nm process Microelecronics User Group meeting TWEPP 2010 – Aachen Sandro Bonacini CERN PH/ESE.

Tutorial 3 VLSI Design Methodology Boonchuay Supmonchai June 10th, 2006.

VLSI Floorplanning and Planar Graphs prepared and Instructed by Shmuel Wimer Eng. Faculty, Bar-Ilan University July 2015VLSI Floor Planning and Planar.

ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.

3D Design IPHC Frédéric Morel - Grégory Bertolone - Claude Colledani.

-1- Soft Core Viterbi Decoder EECS 290A Project Dave Chinnery, Rhett Davis, Chris Taylor, Ning Zhang.

Introduction to ASICs ASIC - Application Specific Integrated Circuit

ASIC Design Methodology

EE- 584 DESIGN AND TESTING OF A CMOS INVERTER

SoCKs Flow: Here, There, and Back Again

Top-level Schematics Digital Block Sign-off Digital Model of Chip

Lecture 23 Design for Testability (DFT): Full-Scan (chapter14)

HIGH LEVEL SYNTHESIS.

EE4271 VLSI Design, Fall 2016 VLSI Channel Routing.

DARE180U Platform Improvements in Release 5.6

VLSI Testing Lecture 13: DFT and Scan

Presentation transcript:

Design Team Project: Physical Design ( Layout ) Kyungseok Kim ELEC 7770 Advanced VLSI Design Lecturer: Dr. Vishwani D. Agrawal

Outline ASIC Design Flow ASIC Design Flow Physical Design: Automated IC Layout Physical Design: Automated IC Layout Design Objects: CPU, MUX (Alternative) Design Objects: CPU, MUX (Alternative) Conclusion Conclusion Reference Reference

ASIC Design Flow Behavioral Model VHDL/Verilog Gate-Level Netlist Transistor-Level Netlist Physical Layout Map/Place/Route DFT/BIST & ATPG Verify Behavior Verify Function Verify Function & Timing Verify Function & Timing DRC & LVS Verification IC Mask Data Standard Cell IC & FPGA/CPLD Synthesis Test vectors Full-custom IC Simulation

Layout Procedure: CPU Foorplanning Total Area = um 2 Number of internal rows = 55 Avg. instance height = um Avg. channel height = um Total connections (pins - nets) = Internal zone width = um Internal zone height = um Aspect ratio = 0.93 CPU Schematic Symbol -TSMC 018um Tech.

Placing Std. CellsConnecting Ports Bipartition for Placement Number of core instances = 7601 Number of signal nets = 8987 Number of power nets = 2

Auto Routing Overflows Try another option for reducing overflows, but couldn’t remove all overflows!!! Check Shorts: OK Num of Overflows = 6678 Number of global routing nodes: Number of global routing arcs : Changing Options In Auto Route

Automated Layout Flow Layout: MUX MUX Gate Level Complete Layout DRC OK!LVS OK! Extraction: Lumped R&C, Coupled C Post Simulation: Timing, Power

Conclusion Automated Layout not Perfect!!! Automated Layout not Perfect!!! - Overflows, Shorts, Dependent on Synthesis & Options in Floorplan and Route Need communication in Synthesis Step Need communication in Synthesis Step - Reduce Overheads in Area and Net congestions Post-layout Simulation for the Spec. Post-layout Simulation for the Spec. For Fabrication, Add Pads and Power For Fabrication, Add Pads and Power Generate GDS II Generate GDS II

Reference Dr. Nelson’s Lecture notes in ELEC6250 Dr. Nelson’s Lecture notes in ELEC6250 Mentor IC Station User Manual Mentor IC Station User Manual Mentor ADK Tutorial Mentor ADK Tutorial THANK YOU !!