Digital Design – Programmable Processors Chapter 8 - Programmable Processors.

Slides:



Advertisements
Similar presentations
Machine cycle.
Advertisements

Lab 4 Design a processor to implement the Fibonacci sequence
Chapter 1. Basic Structure of Computers
6-1 Chapter 6 - Datapath and Control Department of Information Technology, Radford University ITEC 352 Computer Organization Principles of Computer Architecture.
The Microprocessor and its Architecture
Multicycle Datapath & Control Andreas Klappenecker CPSC321 Computer Architecture.
P449. p450 Figure 15-1 p451 Figure 15-2 p453 Figure 15-2a p453.
Low-Level Programming Languages
Computer Basics. Datapath Operations The Register File.
Chapter 16 Programming and Languages: Telling the Computer What to Do.
Table 1. Software Hierarchy Levels.. Essential Tools An assembler is a program that converts source-code programs into a machine language (object file).
Henry Hexmoor1 Chapter 10- Control units We introduced the basic structure of a control unit, and translated assembly instructions into a binary representation.
S. Barua – CPSC 440 CHAPTER 5 THE PROCESSOR: DATAPATH AND CONTROL Goals – Understand how the various.
The Multicycle Processor CPSC 321 Andreas Klappenecker.
Digital Design – Register-Transfer Level (RTL) Design Chapter 5 - Register-Transfer Level (RTL) Design.
Chapter 17 Microprocessor Fundamentals William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education, Inc. Upper.
Design and Synthesis of a RISC Stored-Program Machine
Digital Design Copyright © 2006 Frank Vahid 1 Digital Design Chapter 8: Programmable Processors Slides to accompany the textbook Digital Design, First.
Digital Design 2e Copyright © 2010 Frank Vahid 1 1 Digital Design Chapter 8: Programmable Processors Slides to accompany the textbook Digital Design, with.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.
Computer Design Basics
Processor: Datapath and Control
Assembly Language A Brief Introduction. Unit Learning Goals CPU architecture. Basic Assembler Commands High level Programming  Assembler  Machine Language.
CS 111 – Sept. 15 Chapter 2 – Manipulating data by performing instructions “What is going on in the CPU?” Commitment: –Please read through section 2.3.
Computer Operations A computer is a programmable electronic device that can store, retrieve, and process data Data and instructions to manipulate the data.
Important Concepts  Parts of the CPU  Arithmetic/Logic Unit  Control Unit  Registers  Program Counter  Instruction Register  Fetch/Decode/Execute.
Gary MarsdenSlide 1University of Cape Town Chapter 5 - The Processor  Machine Performance factors –Instruction Count, Clock cycle time, Clock cycles per.
EEC4133 Computer Organization & Architecture Chapter 5: Datapath & Control by Muhazam Mustapha, April 2014.
EEL 4713/EEL 5764 Computer Architecture Spring Semester 2004 Instructor: Dr. Shonda Walker Required Textbook: Computer Organization & Design, by Patterson.
Computer Organization & Programming Chapter 6 Single Datapath CPU Architecture.
Chapter 7 Low-Level Programming Languages (slides modified by Erin Chambers)
Represents different voltage levels High: 5 Volts Low: 0 Volts At this raw level a digital computer is instructed to carry out instructions.
CENTRAL PROCESSING UNIT. CPU Does the actual processing in the computer. A single chip called a microprocessor. Composed of an arithmetic and logic unit.
The MIPS Processor Computer Organization The MIPS Processor Appendix A.
Dale Roberts Department of Computer and Information Science, School of Science, IUPUI CSCI 230 Dale Roberts, Lecturer Information.
1 CS/COE0447 Computer Organization & Assembly Language Chapter 5 Part 2.
EEE2243 Digital System Design Chapter 10: Advanced Topic: Programmable Processor by Muhazam Mustapha extracted from Frank Vahid’s slides, May 2012.
EKT 221 : Digital 2 Computer Design Basics Date : Lecture : 2 hrs.
©Brooks/Cole, 2003 Chapter 1 Introduction. ©Brooks/Cole, 2003 Figure 1-1 Data processor model This model represents a specific-purpose computer not a.
First Foray into Programming (the hard way). A reminder from last lesson: A machine code instruction has two parts:  Op-code  Operand An instruction.
Chapter 2- Visual Basic Schneider1 Programming Languages: Machine Language Assembly Language High level Language.
A computer consists of five functionally independent main parts.
Introduction to computer software. Programming the computer Program, is a sequence of instructions, written to perform a specified task on a computer.
Exam-like questions.
Why don’t programmers have to program in machine code?
CS161 – Design and Architecture of Computer Systems
CSE 3322 Computer Architecture
Computer Science 210 Computer Organization
Chapter 2 – Computer hardware
Computer Architecture
CS/COE0447 Computer Organization & Assembly Language
Instructor: Alexander Stoytchev
Figure 8.1 Architecture of a Simple Computer System.
Computer Architecture
Figure 8.1 Architecture of a Simple Computer System.
Rocky K. C. Chang 6 November 2017
Under Address Modes Source: under
Architecture Overview
Unit 12 CPU Design & Programming
MARIE: An Introduction to a Simple Computer
Under Address Modes Source: under
Instruction encoding We’ve already seen some important aspects of processor design. A datapath contains an ALU, registers and memory. Programmers and compilers.
CS/COE0447 Computer Organization & Assembly Language
4 – History of Programming Languages
Data Path Diagrams.
The state in a stored-program digital computer
Copyright © 2013 Elsevier Inc. All rights reserved.
Chapter 1 Functions.
Algoritmos y Programacion
Little Man Computer.
Presentation transcript:

Digital Design – Programmable Processors Chapter 8 - Programmable Processors

2 Digital Design Programmable Processors Figure 8.1 Basic datapath of a programmable processor.

3 Digital Design Programmable Processors Figure 8.2 Basic datapath operations: load (left), ALU operation (center), and store (right).

4 Digital Design Programmable Processors Figure 8.3 The control unit in a programmable processor.

5 Digital Design Programmable Processors Figure 8.4 Basic controller states.

6 Digital Design Programmable Processors Figure 8.5 A program that computes D[9]=D[0]+D[1], using a given instruction set.

7 Digital Design Programmable Processors Figure 8.6 High-level state machine description of a three-instruction programmable processor.

8 Digital Design Programmable Processors Figure 8.7 Refined datapath and control unit for the three-instruction processor.

9 Digital Design Programmable Processors Figure 8.8 FSM for the three-instruction processor’s controller.

10 Digital Design Programmable Processors Figure 8.1 Six-instruction instruction set.

11 Digital Design Programmable Processors Figure 8.9 Control unit and datapath for the six-instruction processor.

12 Digital Design Programmable Processors Figure 8.10 Controller’s FSM for the six-instruction processor.

13 Digital Design Programmable Processors Table 8.2 Instruction opcodes.

14 Digital Design Programmable Processors Figure 8.11 Assembly code (left) and machine code (right) for a sample program.