BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.

Slides:



Advertisements
Similar presentations
BOUNDARY SCAN.
Advertisements

How does a network identify computers and transmissions?
FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.
LOGSYS Development Environment of Embedded Systems Tamás Raikovich Béla Fehér Péter Laczkó Budapest University of Technology and Economics Department of.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
© 2003 Xilinx, Inc. All Rights Reserved Debugging.
1 RAMP Implementation J. Wawrzynek. 2 RDL supports multiple platforms:  XUP, pure software, BEE2 BEE2 will be the standard RAMP platform for the next.
Lecture 28 IEEE JTAG Boundary Scan Standard
Handheld TFTP Server with USB Andrew Pangborn Michael Nusinov RIT Computer Engineering – CE Design 03/20/2008.
Page 1 Simplifying MSO-based debug of designs with Xilinx FPGAs.
Real-Time Systems Design JTAG – testing and programming.
Configurable System-on-Chip: Xilinx EDK
© 2006 Regents University of California. All Rights Reserved RAMP Blue: A Message Passing Multi-Processor System on the BEE2 Andrew Schultz and Alex Krasnov.
1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.
1 Chapter 14 Embedded Processing Cores. 2 Overview RISC: Reduced Instruction Set Computer RISC-based processor: PowerPC, ARM and MIPS The embedded processor.
Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.
GND HALT TDI_1 TCK TMS VREF TDO_10 Signal distribution on the JTAG cable.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Capstone PDR Fall 2005 Paintball Gun IR Sensing and Tracking Team Doki Doki: Matt Freeman (EE) James Kirby (ECE) Juan Rivera (EE)
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
Winter 2013 Independent Internet Embedded System - Final A Preformed by: Genady Okrain Instructor: Tsachi Martsiano Duration: Two semesters
Dr. Sanatan Chattopadhyay Dr. Sudipta Bandopahyaya
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Juanjo Noguera Xilinx Research Labs Dublin, Ireland Ahmed Al-Wattar Irwin O. Irwin O. Kennedy Alcatel-Lucent Dublin, Ireland.
® ChipScope ILA TM Xilinx and Agilent Technologies.
1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
© 2007 Cisco Systems, Inc. All rights reserved.ICND1 v1.0—1-1  A network is a connected collection of devices (computers, interconnections, routers, and.
Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.
Application Protocol for Veris E30 Panel-board Monitoring System Jaein Jeong UC Berkeley LoCal Workshop Oct 5 th, 2009.
RUNNING RECONFIGME OS OVER PETA LINUX OS MUHAMMED KHALID RAHIM DR. GRANT WIGLEY ID:
NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Santosh kumar Swain Technical Seminar Presentation by SANTOSH KUMAR SWAIN Roll # CS
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
1 Keyboard Controller Design By Tamas Kasza Digital System Design 2 (ECE 5572) Summer 2003 A Project Proposal for.
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
Linux development on embedded PowerPC 405 Jarosław Szewiński.
PRESENTED BY OUSSAMA SEKKAT Self-Healing Mixed-Signal Baseband Processor for Cognitive Radios.
1 RAMP Infrastructure Status Daniel Burke 19 Aug 08.
Sequential Arithmetic ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
© 2008 RoboRubik1 11 Technical Communication Skills Practicum Theory of Operation and Hardware Design Narrative.
1 EDK 7.1 Tutorial -- SystemACE and EthernetMAC on Avnet Virtex II pro Development Boards Chia-Tien Dan Lo Department of Computer Science University of.
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS Boundary Scan.
25 April 2000 SEESCOASEESCOA STWW - Programma Evaluation of on-chip debugging techniques Deliverable D5.1 Michiel Ronsse.
Mr. Daniel Perkins Battelle Memorial Institute Mr. Rob Riley Air Force Research Laboratory Gateware Munitions Interface Processor (GMIP)
Jason Manley, Aaron Parsons, Don Backer, Henry Chen, Terry Filiba, David MacMahon, Peter McMahon, Arash Parsa, Andrew Siemion, Dan Werthimer, Mel Wright.
April 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 281 Lecture 28 IEEE JTAG Boundary Scan Standard n Motivation n Bed-of-nails tester n System view.
A Monte Carlo Simulation Accelerator using FPGA Devices Final Year project : LHW0304 Ng Kin Fung && Ng Kwok Tung Supervisor : Professor LEONG, Heng Wai.
This material exempt per Department of Commerce license exception TSU Xilinx On-Chip Debug.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
Fail-Safe Module for Unmanned Autonomous Vehicle
3/12/07CS Visit Days1 A Sea Change in Processor Design Uniprocessor SpecInt Performance: From Hennessy and Patterson, Computer Architecture: A Quantitative.
Development of a Bluetooth based web camera module.
I 2 C FOR SENSORS IN THE DOM Nestor Institute Koutsoumpos Vasileios - Nestor Institute 1.
Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.
OCR AS Level F451: Data transmission Data transmission a. Describe the characteristics of a LAN (local area network) and a WAN (wide area network);
Jeremy Sandoval University of Washington May 14, 2013
Lab 1: Using NIOS II processor for code execution on FPGA
Introduction to Telecommunications
NI 9605 board Ethernet Cable Host PC LabVIEW GUI FPGA chip Processor
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
Wireless Modes.
JTAG and Multi-ICE National Taiwan University
Serial Data Hub (Proj Dec13-13).
Course Agenda DSP Design Flow.
JTAG, Multi-ICE and Angel
Basics of Telecommunications and Networks
Presentation transcript:

BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal

Background RAMP: Research Accelerator for Multiple Processors –Large array of Berkeley Emulation Engine (BEE2) modules –Each BEE2 contains 5 Xilinx Virtex II Pro FPGAs 1 Master (control) FPGA 4 Slave FPGAs –2 JTAG serial chains Master can program slaves over 1 chain Or slaves can be individually accessed over the other

Background CASPER: Center for Astronomy Signal Processing and Electronics Research –Processing is cheaper than building large antennas –Instruments are remotely deployed at antenna arrays –Using large arrays of BEE2 boards to develop instruments for radio astronomy (currently correlators, beamformers, and spectrometers)

BEE2 Module image from RAMP project:

RAMP Blue images from RAMP project:

What is JTAG? Transports data serially throughout multiple chips –TMS : test mode –TCK : clock –TDI : test data in –TDO : test data out image from Wikipedia:

What is JTAG? Not very scalable –Each clock represents 1 bit of data moving through the system –In order to get test data into device 3 it has to go through device 1 and 2 –Only suitable for a few chips daisy-chained together image from Wikipedia:

Background On-chip debugging with ChipScope –FPGA design can include debugging module Transmits debugging signal information over JTAG to host computer –Host computer running ChipScope software receives data over parallel or USB cable

Problem We need to talk to individual FPGAs or boards to use ChipScope –Normal parallel or USB approach is limited Does not scale Requires physical access to board

Proposed Solution Client driver –Intercepts ChipScope software communications and transmits it over TCP/IP BEEKeeper –Mini-module with Xilinx Spartan 3 FPGA and Ethernet port MicroBlaze soft core runs C programs –Receives data from host over TCP/IP and passes it on to BEE2 over JTAG

BEEKeeper Module image from Avnet:

Proposed Solution

User can change which BEE2 is being accessed by a local software switch Software can multiplex across many BEE2s to aggregate data User can remotely access BEE2s from anywhere with an Internet connection –Ideal for CASPER project

Implementation

Future Work Extend the client software to connect to multiple boards simultaneously –Program multiple FPGAs at once –Debug multiple FPGAs at once –Need a way to aggregate the data received from the servers Integrate BEEKeeper hardware onto board to be debugged (BEE)

Questions?