Senior Capstone Project: Fast Tuning Synthesizer Member: Nathan Roth Advisors: Dr. Huggins Dr. Shastry Mr. James Jensen Date:March 4, 2004.

Slides:



Advertisements
Similar presentations
A Stabilization Technique for Phase-Locked Frequency Synthesizers Tai-Cheng Lee and Behzad Razavi IEEE Journal of Solid-State Circuits, Vol. 38, June 2003.
Advertisements

Optimization of PA Linearity and Efficiency through Loadpull Measurements and Simulations using Modulated Signals Onno Kuijken, Komo Sulaksono, Rob Heeres,
Senior Capstone Project: Fast Tuning Synthesizer Member: Nathan Roth Advisors: Dr. Huggins Dr. Shastry Mr. James Jensen Date:December 9, 2003.
HARP-B Local Oscillator
Design of a Low-Noise 24 GHz Receiver Using MMICs Eric Tollefson, Rose-Hulman Institute of Technology Advisor: Dr. L. Wilson Pearson.
Hardware Design of a 1 GHz Amplifier and Initial Comparison with SimRF Application Note K. Wang, R. Ludwig, S. Bitar, S. Makarov Aug 21, 2011.
Preliminary Design Review EVLA 1 st and 2 nd Local Oscillators.
UWB Amplifier Sarah Kief and Saif Anwar Advisor: Dr. Prasad Shastry 2008 Senior Project Bradley University Electrical Engineering.
Distributed Voltage Controlled Oscillator Team Members: Dane StiversTodd Beyer Tim MacShaneMonica Studnicki Advisor: Dr. Prasad N. Shastry Funded By: Electrical.
Senior Capstone Project: Fast Tuning Synthesizer Member: Nathan Roth Advisors: Dr. Huggins Dr. Shastry Mr. James Jensen Date:May 4, 2004.
Mid-Semester Design Review High Frequency Radio with BPSK Modulation.
Ideal Response Simulated Response Measured Response Nathan Roth Advisors Dr. Brian Huggins Dr. Prasad Shastry Mr. James Jensen, Northrop Grumman Corporation.
Ultra-Wideband Research and Implementation By Jarrod Cook and Nathan Gove Advisors: Dr. Brian Huggins Dr. In Soo Ahn Dr. Prasad Shastry.
DSP Implementation of a 1961 Fender Champ Amplifier James Siegle Advisor: Dr. Thomas L. Stewart March 11, 2003.
Senior Capstone Project: Fast Tuning Synthesizer Member: Nathan Roth Advisors: Dr. Huggins Dr. Shastry Mr. James Jensen Date:March 4, 2004.
Auburn University, Dept. of ECE, Auburn, AL 36849, USA
ECE 6361:Mixer Design Review 2.4 GHz Single Balanced Mixer Jan Brosi Vasileios Iliopoulos.
High Speed, high common mode immunity communication interface Team May12-05 Chendong Yang Mengfei Xu Advisor: Nathan Neihart Client: RBC Medical Development.
2.4GHz Single Balanced Mixer Andrew Bacon Jacqueline Griffin John Stone.
Satellite Digital Audio Radio Service Receiver Front-End (SDARS)
SDARS Receiver Front-End (Design Review)
Reconfigurable Patch Antenna With Matching Network Presented by: Mike Bly, Josh Rohman Advisor: Dr. Prasad N. Shastry.
Frequency Reconfigurable Patch Antenna Design Review Presentation Presented by: Mike Bly, Josh Rohman Advisor: Dr. Prasad N. Shastry.
2/23/2010R. Munden - Fairfield University1. Objectives Describe double conversion and up-conversion and explain their advantages Analyze the advantages.
Front-end amplifiers for the beam phase loops in the CERN PS Alessandro Meoli (CERN BE/RF/FB) Supervised by Heiko Damerau 21 April CERN.
BY MD YOUSUF IRFAN.  GLOBAL Positioning System (GPS) receivers for the consumer market require solutions that are compact, cheap, and low power.  This.
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
Student: Vikas Agarwal Guide: Prof H S Jamadagni
New MMIC-based Millimeter-wave Power Source Chau-Ching Chiong, Ping-Chen Huang, Yuh-Jing Huang, Ming-Tang Chen (ASIAA), Shou-Hsien Weng, Ho-Yeh Chang (NCUEE),
ELCT564 Spring /17/20151ELCT564 Chapter 8: Microwave Filters.
1.  Why Digital RF?  Digital processors are typically implemented in the latest CMOS process → Take advantages scaling. (e.g. density,performance) 
Introduction to Controlling the Output Power of a Transistor Stage A load network will be designed to maximize the output power obtainable from the Mitsubishi.
ADS Design Guide.
1 RF Vector Impedance Analyser Josh McIntyre Supervisor: Nasser Asgari.
Vector Modulator AMC board Marcin Smelkowski Warsaw University od Technology PERG – ISE Presentation is based on „Draft.
LOW COST RADAR 2012 CERF PROJECT ERIC WALTON OSU/ESL JULY 2012 ERIC WALTON OSU/ESL JULY
Scanning Digital Radar Receiver Ryan Hamor Advisor: Dr. Huggins Bradley University ECE Department 5/02/2006.
Ultra-Wideband Research and Implementation By Jarrod Cook and Nathan Gove Advisors: Dr. Brian Huggins Dr. In Soo Ahn Dr. Prasad Shastry.
Direct Digital Synthesizer
Lab Group L2Bx EECE 380 – Electrical Engineering Design Studio (Spring 2014) 1 Spectrum Analyzer Michael Halpenny-Mason, Presenter 2, Presenter 3, Presenter.
CommunicationElectronics Principles & Applications Third Edition Chapter 6 Radio Transmitters ©2001 Glencoe/McGraw-Hill Louis E. Frenzel.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
EMBRACE receiver 8th SKADS Board Meeting Château de Limelette, Belgium, 3 November 2009 DS5 EMBRACE IRA&ASTRON DS5 Eng. Group Presentation by Jader Monari.
RF Power Amplifier Design and Testing By: Jonathan Lipski and Brandon Larison Advisor: Dr. Shastry.
Ph.D. Candidate: Yunlei Li Advisor: Jin Liu 9/10/03
EMBRACE receiver 8th SKADS Board Meeting Château de Limelette, Belgium, 3 November 2009 DS5 EMBRACE IRA&ASTRON DS5 Eng. Group Presentation by Jader Monari.
Paul Harden VLA Veteran EVLA LO-IF PDR 22 January EVLA IF/LO EVLA “LOW BAND” CONVERTERS For 4/P/L/S/C and Ku Bands.
Single Balanced Mixer Design ECE 6361
Plasma Sense Amplifier
Tests of STO IF Components S. Weinreb April 15, 2009 Two 1-2 GHz IF amplifier plates and one 5 GHz converter plate for the Texas test flight have been.
3-Stage Low Noise Amplifier Design at 12Ghz
Prototype Sensor Status and Measurements u Sensor Response Measurements u Mechanical Response u Noise Expectations u DAQ Status.
ASIC Development for Vertex Detector ’07 6/14 Y. Takubo (Tohoku university)
Mackenzie Cook Mohamed Khelifi Jonathon Lee Meshegna Shumye Supervisors: John W.M. Rogers, Calvin Plett 1.
RF low level control & synchronization A. Gallo, M. Bellaveglia, L. Cacciotti SPARC review committee – ENEA Frascati – 16/11/2005.
April 12 | Comparison of Sophisticated Synthesizer Concepts and Modern Step Attenuator Implementations | 2 Comparison of Sophisticated Synthesizer Concepts.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
Superfast BPM Processor Scheme Stephen Molloy, QMUL Nano-Project Mini-Workshop at ATF.
Switched-mode power supply charger
RF components Design for the Internet Over TV Band Adaptor
Communication 40 GHz Anurag Nigam.
A High-Dynamic-Range W-band
INVESTIGATION of noise in amplifiers operating in gain compression
Lab9: ADS Ptolemy-Circuit Co-Simulations
Terry Cotter LO/IF Group Leader
Band Pass Filter Design & Simulation
AM-7027 Up Converter-Amplifier
AM-7026 Down Converter-Receiver
SN-553 Frequency Synthesizer
Presentation transcript:

Senior Capstone Project: Fast Tuning Synthesizer Member: Nathan Roth Advisors: Dr. Huggins Dr. Shastry Mr. James Jensen Date:March 4, 2004

Presentation Outline Project Summary Functional Description Detailed Description Review of Previous Work Laboratory Results Semester Schedule

Project Summary Creation of a frequency synthesizer –Use of direct synthesis approach

Project Summary System Characteristics –Output Frequencies of 3650, 3700, 3850, 3900, 4450, 4500, 4650, and 4700 MHz –Output Power of 0 dBm, ± 3 dB –Output Spurs < -45 dBc –Tuning Time < 500 ns, 200 ns if possible –Use of an External 100 MHz Reference Signal

Functional Description Fast Tuning Frequency Synthesizer 3.6 – 4.6 GHz 100 MHz Reference D2 D1 D0 Digital Input Command Desired Output Frequency

Detailed Description

Input Module

Resolution Modules

Basis Frequency Modules

Switch Selection Module

Output Module

Laboratory Work - Review Designed and Simulated Ideal Chebyshev Filters –Used Insertion Loss Method –Developed Low-Pass Filter Prototype –Transformed to Band-Pass Filter Added Parasitic Effects –Real Component Values –Real Inductor Responses –Microstrip Transmission Effects –Via Connections

Laboratory Work - Review

Determined and Ordered Necessary Parts

Laboratory Work Created PCB Layouts for Filter Boards Fabricated, Populated, and Tested Filter Boards Developed Modular Layout Plan Currently Creating PCB Layouts for Components

Laboratory Work

Dark Blue = Ideal Purple = S21 Simulated Red = S11 Simulated Aqua Blue = S21 Actual Blue/Purple = S11 Actual

Laboratory Work Dark Blue = Ideal Purple = S21 Simulated Red = S11 Simulated Aqua Blue = S21 Actual Blue/Purple = S11 Actual

Laboratory Work Aqua Blue = Ideal Dark Blue = S21 Simulated Red = S11 Simulated Purple = S21 Actual Blue/Purple = S11 Actual

Laboratory Work Aqua Blue = Ideal Red = S21 Simulated Dark Blue = S11 Simulated Purple = S21 Actual Blue/Purple = S11 Actual

Laboratory Work Light Blue = Ideal Red = S21 Simulated Aqua Blue = S11 Simulated Dark Blue = S21 Actual Purple = S11 Actual

Laboratory Work Aqua Blue = Ideal Purple = S21 Simulated Red = S11 Simulated Dark Blue = S21 Actual Light Blue = S11 Actual

Laboratory Work

Preliminary Spring Semester Schedule WeekTask Winter BreakResearch and understand phase locked loop (PLL) theory and circuitry Begin design of PLL system Finalize filter design and simulations Begin implementing as parts arrive Full scale simulation of direct synthesis (DS) system Jan 19 – 25Design of PLL system DS system simulation Jan 26 – Feb 1Design PLL system DS system simulation Have all filters tested and built Feb 2 – 8Complete design of PLL system DS system simulation Feb 9 – 15Simulation of PLL system Complete DS system Simulation

Preliminary Spring Semester Schedule Feb 9 – 15Simulation of PLL system Complete DS system Simulation Feb 16 – 22Simulation of PLL system Feb 23 – 29Complete simulation of PLL system March 1 – 7Components Arrive, Begin Soldering, Testing, and Biasing Components March 8 – 14Physical implementation of DS March 15 – 21Physical implementation of DS, Spring Break? March 22 – 28Begin DS full scale testing March 29 – April 4DS full scale testing April 5 – 11Complete DS full scale testing April 12 – 18 April 19 – 25Student Expo April 26 – May 2Present successful findings

Revised Spring Semester Schedule March 1 – 7Generate PCB Layout for Components March 8 – 14Fabricate PCBs March 15 – 21Spring Break/Fabricate PCBs March 22 – 28Solder Components to PCBs March 29 – April 4System Testing April 5 – 11System Testing April 12 – 18 System Testing April 19 – 25System Testing/Student Expo April 26 – May 2Present successful findings

Delay Line Correlator Voltage output proportional to cos (wT) Power Splitter T L R I Cos (wt) RF cable with measure time delay = T

Fast Tuning Synthesizer Any questions?

Laboratory Work - Review

Preliminary Bill of Materials Part NumberMakerDescriptionQtyPriceTotal Price HMC435MS8GHittiteSPDT, Hi Isolation, DC- 4 GHz PE3512PeregrineDivide By 4, DC MAX2671Maxim IC400 MHz To 2.5 GHz Upconverter Mixers SYK-2RMini-CircuitsFrequency Doublers, MHz HMC188MS8HittitePassive Frequency Doubler, GHz Input HMC187MS8HittitePassive Frequency Doubler, GHz 12.35

Preliminary Bill of Materials MSA-2743AgilentCascadable Silicon Bipolar Gain Block MMIC Amplifier ABA-53563Agilent3.5 GHz Broadband Silicon RFIC Amplifier HMC315HittiteGaAs InGaP HBT MMIC Darlington Amplifier, DC GHz AG604-89WJIngap HBT Gain Block Kit C124ACoilcraft1.6 nH – 30 nH, 10 pieces each, 2% Tol SubstrateRogers Corporation RO4003,.020 Mil Thick, 1.4 Mil Foil ConnectorsVariousEnd Launch, Panel Mounts, M/M Barrels Total512.03