ELEN 468 Lecture 241 ELEN 468 Advanced Logic Design Lecture 24 Design for Testability.

Slides:



Advertisements
Similar presentations
CMP238: Projeto e Teste de Sistemas VLSI Marcelo Lubaszewski Aula 4 - Teste PPGC - UFRGS 2005/I.
Advertisements

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 23/19alt1 Lecture 23 Design for Testability (DFT): Full-Scan (Lecture 19alt in the Alternative Sequence)
Copyright 2001, Agrawal & BushnellLecture 12: DFT and Scan1 VLSI Testing Lecture 10: DFT and Scan n Definitions n Ad-hoc methods n Scan design  Design.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 261 Lecture 26 Logic BIST Architectures n Motivation n Built-in Logic Block Observer (BILBO) n Test.
Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 Scan design techniques J. M. Martins Ferreira FEUP / DEEC - Rua.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 13/12alt1 Lecture 13 Sequential Circuit ATPG Time-Frame Expansion (Lecture 12alt in the Alternative.
1 Lecture 10 Sequential Circuit ATPG Time-Frame Expansion n Problem of sequential circuit ATPG n Time-frame expansion n Nine-valued logic n ATPG implementation.
Mar. 23, 2001VLSI Test: Bushnell-Agrawal/Lecture 201 Lecture 20 Delay Test n Delay test definition n Circuit delays and event propagation n Path-delay.
1 Chapter Design For Testability The Scan-Path Technique The testing problems with sequential circuit can be overcome by two properties: 1.The.
Copyright 2001, Agrawal & BushnellLecture 3b: Testability Analysis1 VLSI Testing Lecture 3b: Testability Analysis n Definition n Controllability and observability.
Dec 21, Design for Testability Virendra Singh Indian Institute of Science Bangalore {computer, ieee}.org IEP on Digital System.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 21alt1 Lecture 21alt BIST -- Built-In Self-Test (Alternative to Lectures 25, 26 and 27) n Definition.
Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 101 Design for Testability Theory and Practice Lecture 10: DFT and Scan n Definitions n Ad-hoc methods.
1 Lecture 20 Delay Test n Delay test definition n Circuit delays and event propagation n Path-delay tests  Non-robust test  Robust test  Five-valued.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 8alt1 Lecture 8 Testability Measures n Definition n Controllability and observability n SCOAP measures.
Copyright 2001, Agrawal & BushnellDay-1 AM Lecture 11 Design for Testability Theory and Practice January 15 – 17, 2005 Vishwani D. Agrawal James J. Danaher.
11/17/05ELEC / Lecture 201 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Copyright 2001, Agrawal & BushnellDay-1 PM-2 Lecture 51 Testing Analog & Digital Products Lecture 5: Testability Measures n Definition n Controllability.
1 Lecture 23 Design for Testability (DFT): Full-Scan n Definition n Ad-hoc methods n Scan design Design rules Scan register Scan flip-flops Scan test sequences.
Spring 08, Apr 1 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Testability Measures Vishwani D. Agrawal James.
Design for Testability Theory and Practice Lecture 11: BIST
4/20/2006ELEC7250: Alexander 1 LOGIC SIMULATION AND FAULT DIAGNOSIS BY JINS DAVIS ALEXANDER ELEC 7250 PRESENTATION.
Lecture 6 Testability Measures
Fall 2006, Nov. 30 ELEC / Lecture 12 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Test Power Vishwani D.
Vishwani D. Agrawal James J. Danaher Professor
January 16, '02Agrawal: Delay testing1 Delay Testing of Digital Circuits Vishwani D. Agrawal Agere Systems, Murray Hill, NJ USA
Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 20alt1 Lecture 20alt DFT: Partial, Random-Access & Boundary Scan n Definition n Partial-scan architecture.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 81 Lecture 8 Testability Measures n Origins n Controllability and observability n SCOAP measures 
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 241 Lecture 24 Design for Testability (DFT): Partial-Scan & Scan Variations n Definition n Partial-scan.
Sequential Testing Two choices n Make all flip-flops observable by putting them into a scan chain and using scan latches o Becomes combinational testing.
ELEN 468 Lecture 251 ELEN 468 Advanced Logic Design Lecture 25 Built-in Self Test.
Design for Testability
TOPIC : Design of Scan Storage Cells UNIT 4 : Design for testability Module 4.3 Scan Architectures and Testing.
Digital Testing: Scan-Path Design
Washington State University
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS Design for Testability (DFT) - 2.
Modern VLSI Design 3e: Chapter 5,6 Copyright  2002 Prentice Hall PTR Adapted by Yunsi Fei Topics n Sequential machine (§5.2, §5.3) n FSM construction.
August VLSI Testing and Verification Shmuel Wimer Bar Ilan University, School of Engineering.
CSE477 L28 DFT.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 28: Design for Test Mary Jane Irwin ( )
10/14/2015 Based on text by S. Mourad "Priciples of Electronic Systems" Digital Testing: Testability Measures.
Unit III Design for Testability
Design for Testability By Dr. Amin Danial Asham. References An Introduction to Logic Circuit Testing.
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES
Copyright 2001, Agrawal & BushnellLecture 6: Sequential ATPG1 VLSI Testing Lecture 6: Sequential ATPG n Problem of sequential circuit ATPG n Time-frame.
Ch.5 Logic Design Standard Cell Design TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology 1.
TOPIC : Controllability and Observability
TOPIC : Introduction to Sequential Circuits UNIT 1: Modeling and Simulation Module 4 : Modeling Sequential Circuits.
1 VLSI Design Lecture Four Design & Testing Issues Dr. Richard Spillman PLU Spring 2003.
Hardware Testing and Designing for Testability
VLSI Testing Lecture 4: Testability Analysis
Lecture 23 Design for Testability (DFT): Full-Scan (chapter14)
Definition Partial-scan architecture Historical background
Lecture 13 Sequential Circuit ATPG Time-Frame Expansion
Design for Testability
Lecture 10 Sequential Circuit ATPG Time-Frame Expansion
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS
VLSI Testing Lecture 8: Sequential ATPG
Design for Testability
VLSI Testing Lecture 9: Delay Test
VLSI Testing Lecture 7: Delay Test
VLSI Testing Lecture 4: Testability Analysis
Lecture 26 Logic BIST Architectures
Manufacturing Testing
VLSI Testing Lecture 13: DFT and Scan
Synchronous Digital Design Methodology and Guidelines
Lecture 13 Sequential Circuit ATPG Time-Frame Expansion
Synchronous Digital Design Methodology and Guidelines
Presentation transcript:

ELEN 468 Lecture 241 ELEN 468 Advanced Logic Design Lecture 24 Design for Testability

ELEN 468 Lecture 242 Test Cost Test pattern generation Fault simulation Generation of fault sites information Test equipment Test process Test cost may overweight design cost

ELEN 468 Lecture 243 Why Design for Testability? Testability is a design characteristic that influences various costs associated with testing It allows for Device status to be determined Isolation of faults Reduce test time and cost

ELEN 468 Lecture 244 Controllability Ability to establish a specific signal value at each node by setting circuit’s inputs Circuits typically difficult to control: decoders, circuits with feedback, oscillators, clock generators …

ELEN 468 Lecture 245 Observability Ability to determine the signal value at any node in a circuit by controlling the circuit’s inputs and observing its output

ELEN 468 Lecture 246 Predictability Ability to obtain known output values in response to given input stimuli Factors affecting predictability Initial state of circuit Races Hazards … …

ELEN 468 Lecture 247 Difficult Test Cases Sequential logic is more difficult to test than combinational logic Control logic is more difficult to test than data-path logic Random logic is more difficult to test than structured bus-oriented designs Asynchronous design is more difficult to test than synchronous design

ELEN 468 Lecture 248 Quantify Testability Need approximate measure of: Difficulty of setting internal circuit lines to 0 or 1 by setting primary circuit inputs Difficulty of observing internal circuit lines by observing primary outputs Uses: Analysis of difficulty of testing internal circuit parts – redesign or add special test hardware Guidance for algorithms computing test patterns – avoid using hard-to-control lines Estimation of fault coverage Estimation of test vector length

ELEN 468 Lecture 249 Types of Measures  SCOAP – Sandia Controllability and Observability Analysis Program  Combinational measures:  CC0 – Difficulty of setting circuit line to logic 0  CC1 – Difficulty of setting circuit line to logic 1  CO – Difficulty of observing a circuit line  Sequential measures – analogous:  SC0  SC1  SO

ELEN 468 Lecture 2410 Range of SCOAP Measures  Controllabilities – 1 (easiest) to infinity (hardest)  Observabilities – 0 (easiest) to infinity (hardest)  Combinational measures: Roughly proportional to # circuit lines that must be set to control or observe given line  Sequential measures: Roughly proportional to # times a flip-flop must be clocked to control or observe given line

ELEN 468 Lecture 2411 Controllability Examples

ELEN 468 Lecture 2412 Observability Examples

ELEN 468 Lecture 2413 Goal of Design for Testability (DFT) Improve Controllability Observability Predictability

ELEN 468 Lecture 2414 Design and Test Trade-off Most DFT ( Design for Testability ) techniques need extra hardware, or modification to circuits that may affect performances DFT need to consider the cost trade-off between design and test

ELEN 468 Lecture 2415 DFT Methods DFT methods for digital circuits: Ad-hoc methods Structured methods:  Scan  Partial Scan  Built-in self-test (BIST)  Boundary scan

ELEN 468 Lecture 2416 Ad-Hoc DFT Methods Good design practices learnt through experience are used as guidelines: Avoid asynchronous (unclocked) feedback Make flip-flops initializable Avoid redundant gates Avoid large fanin gates Provide test control for difficult-to-control signals Avoid gated clocks Design reviews conducted by experts or design auditing tools Disadvantages of ad-hoc DFT methods: Experts and tools not always available Test generation is often manual with no guarantee of high fault coverage Design iterations may be necessary

ELEN 468 Lecture 2417 Scan Design Circuit is designed using pre-specified design rules Test structure (hardware) is added to the verified design: Add a test control (TC) primary input Replace flip-flops by scan flip-flops (SFF) and connect to form one or more shift registers in the test mode Make input/output of each scan shift register controllable/observable from PI/PO

ELEN 468 Lecture 2418 Scan Design Rules Use only clocked D-type of flip-flops for all state variables At least one PI pin must be available for test; more pins, if available, can be used All clocks must be controlled from PIs

ELEN 468 Lecture 2419 Correcting a Rule Violation All clocks must be controlled from PIs Comb. logic Comb. logic D1 D2 CK Q FF Comb. logic D1 D2 CK Q FF Comb. logic

ELEN 468 Lecture 2420 Scan Storage Cell D Si N/T’ Clk Q, So SSC D Q

ELEN 468 Lecture 2421 Scan Flip-Flop (SFF) D N/T’ Si Clk Q Q MUX D flip-flop Master latchSlave latch Logic overhead

ELEN 468 Lecture 2422 Scan Methods C1C2 C1 MUX Si

ELEN 468 Lecture 2423 Boundary Scan MUX

ELEN 468 Lecture 2424 Integrated Serial Scan SFF Combinational logic PI PO SCANOUT SCANIN Control