The Great I2C Mystery Act 2. The facts Occasionally, when accessing sequentially components on the I2C bus (LLD, DCU etc.), the APVs are found not to.

Slides:

Advertisements

Similar presentations

PID Controllers and PID tuning

Advertisements

Practical Considerations for Digital Design

Chapter 11 Practical Considerations for Digital Design William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education,

CS370 – Spring 2003 Hazards/Glitches. Time Response in Combinational Networks Gate Delays and Timing Waveforms Hazards/Glitches and How To Avoid Them.

ECE C03 Lecture 71 Lecture 7 Delays and Timing in Multilevel Logic Synthesis Hai Zhou ECE 303 Advanced Digital Design Spring 2002.

AP Electricity Quiz Review

Power e Lab PowerELab Limitedwww.powerelab.com 1 An Active EMI reduction IC WT6001 POWERELAB LIMITED A Power Converter Technology Provider.

1 Introduction Sequential circuit –Output depends not just on present inputs (as in combinational circuit), but on past sequence of inputs Stores bits,

ELEC 256 / Saif Zahir UBC / 2000 Timing Methodology Overview Set of rules for interconnecting components and clocks When followed, guarantee proper operation.

Computer Architecture CS 215

1 KU College of Engineering Elec 204: Digital Systems Design Lecture 12 Basic (NAND) S – R Latch “Cross-Coupling” two NAND gates gives the S -R Latch:

Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.

1 CS 151: Digital Design Chapter 5: Sequential Circuits 5-3: Flip-Flops I.

LOGIC GATES ADDERS FLIP-FLOPS REGISTERS Digital Electronics Mark Neil - Microprocessor Course 1.

1. 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs.

Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.

Finite State Machine Chapter 10 RTL Hardware Design by P. Chu.

Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.

CSE477 L19 Timing Issues; Datapaths.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 19: Timing Issues; Introduction to Datapath.

Clock Design Adopted from David Harris of Harvey Mudd College.

1 EE40 Summer 2010 Hug EE40 Lecture 10 Josh Hug 7/17/2010.

14 June 2005C. Campagnari (UCSB)1 Status of Rod Production at UCSB This report covers the last week Reporting for: Dan Callahan Susanne Kyre Stephen Jaditz.

August 12, 2005Uppalapati et al.: VDAT'051 Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells 9th VLSI Design & Test Symposium.

CS 300 – Lecture 3 Intro to Computer Architecture / Assembly Language Sequential Circuits.

1 Chapter Six - Errors, Error Detection, and Error Control Chapter Six.

Juan Valls 1 TOB System Test Status Report  DS ROD System Test Setup  DAQ Software  DS ROD Characterization PLL, FED Timing Scans OPTO Scans  Noise.

The Great I2C Mystery Act 2. The facts Occasionally, when accessing sequentially components on the I2C bus (LLD, DCU etc.), the APVs are found not to.

The Great I2C Mystery. The mystery Occasionally, when accessing the I2C bus, the APVs are found not to respond correctly to I2C commands, actually they.

ECE C03 Lecture 61 Lecture 6 Delays and Timing in Multilevel Logic Synthesis Prith Banerjee ECE C03 Advanced Digital Design Spring 1998.

I2C Signal propagation on TOB cards Where do we stand A. Marchioro 13/7/2003 v.2.

6/23/2005 Claudio Campagnari, weekly US rod meeting 1 New Development: Tentative Plan for Rod Production As relayed to me by Joe, following the discussion.

Chapter 6 Errors, Error Detection, and Error Control

28 June 2005C. Campagnari (UCSB)1 Status of Rod Production at UCSB This report covers the last week Reporting for: Dan Callahan Susanne Kyre Stephen Jaditz.

CS 151 Digital Systems Design Lecture 32 Hazards

Digital I/O Connecting to the Outside World

1 © Unitec New Zealand I2C Lecture 10 Date: - 2 Nov, 2011 Embedded Hardware ETEC 6416.

LSU 10/22/2004Serial I/O1 Programming Unit, Lecture 5.

Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.

Practical Digital Design Considerations Part 1 Last Mod: January 2008 ©Paul R. Godin.

System Test Status Report R. D’Alessandro 1 TIB System Test Report Where were we ….., Mechanics (layer 3 prototype) Mother Cable & Interconnect Board System.

PHY 202 (Blum)1 Analog-to-Digital Converter and Multi-vibrators.

Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.

Logic Synthesis For Low Power CMOS Digital Design.

CS1Q Computer Systems Lecture 11 Simon Gay. Lecture 11CS1Q Computer Systems - Simon Gay2 The D FlipFlop A 1-bit register is called a D flipflop. When.

PHY 202 (Blum)1 Analog-to-Digital Converter and Multi-vibrators.

CS 151: Digital Design Chapter 5: Sequential Circuits 5-3: Flip-Flops II.

RESISTANCE OF A SYSTEM OF RESISTORS Resistance can be joined to each other by two ways: Electricity Combination of Resistors 1. Series combination 2. Parallel.

I2C Master Core Simulation Environment. I2C Master Core Requirements Coverage (*) Requirement I2C IP RS-906: The I2C IP shall define the period of time,

1 Chapter Six - Errors, Error Detection, and Error Control Chapter Six.

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.

1 COMP541 Sequential Circuits Montek Singh Feb 1, 2012.

ECE 551 Fall /6/2001 ECE Digital System Design & Synthesis Lecture 2 - Pragmatic Design Issues Overview  Classification of Issues oThree-State.

FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.

July, 2001CMS Tracker Electronics1 I 2 C investigations - some reported problems from some APV users - sensitivity to “termination” resistance and power.

Circuits and Schematic Diagrams Chapter 35. Circuits  ~a set of components that give current a path to follow  You need:  Voltage source  resistor.

©2008 R. Gupta, UCSD COSMOS Summer 2008 Peripheral Interfaces Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.

1 COMP541 Sequential Circuits Montek Singh Feb 1, 2007.

Compilation of Dis-/Advantages of DC-DC Conversion Schemes Power Task Force Meeting December 16 th, 2008 Katja Klein 1. Physikalisches Institut B RWTH.

CCU25 Communication and Control Unit ASIC in CMOS 0.25 μm Ch.Paillard

Digital Circuits Introduction Memory information storage a collection of cells store binary information RAM – Random-Access Memory read operation.

Monostable Multivibrator

ECE 171 Digital Circuits Chapter 9 Hazards Herbert G. Mayer, PSU Status 2/21/2016 Copied with Permission from prof. Mark PSU ECE.

Juan Valls - LECC03 Amsterdam 1 Recent System Test Results from the CMS TOB Detector  Introduction  ROD System Test Setup  ROD Electrical and Optical.

1. 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs.

Development of a Marx-Generator for the drive beam electron gun

EI205 Lecture 8 Dianguang Ma Fall 2008.

Capacitor Action Topics covered in this presentation: Capacitors on DC

Chapter 11: Inter-Integrated Circuit (I2C) Interface

A lecture for Arduino Course, Winter 2017/18

332:578 Deep Submicron VLSI Design Lecture 14 Design for Clock Skew

Presentation transcript:

The Great I2C Mystery Act 2

The facts Occasionally, when accessing sequentially components on the I2C bus (LLD, DCU etc.), the APVs are found not to respond correctly to I2C commands, actually they are stuck –This can data pattern dependent (as the last bit of the data sequence is the one most often misinterpreted) The lock-up can only be cleared by Resetting the APV

The theoretical waveforms SCL SDA D1 D0 Ack Cycle Example for an I2C write cycle SDA Driven by master Driven by slave SDA ↓ must occur after SCL ↓ SCL Driven always by master

The actual waveforms SCL SDA D1 D0 Ack Cycle Driven by master Driven by slave SCL ↓ before SDA ↓ by a few ns

… on scope SCL on FE-Hybrid SDA

What we believe the APV believes SCL (large RC) SDA (small RC) D1 D0 Ack Cycle Driven by master Driven by slave ARRRGGGHHHH!!!!!

Present Electrical circuit AOH FE-Hybrid SCL SDA 82  Parasitic on FE Hybrid C H Parasitic on AOH C A C H > C A

Why were resistors added? PSU CNTRL CCUM PSU FE Hybrid FE Hybrid CCU APV

Why are resistors added ? (2) CCU To CNTRL PSU To FE PSU, but Floating at Power-Up Any logic line between control and FE

“Simple” Circuit equalization AOH FE-Hybrid SCL SDA 82  > 3 K 

Possible solutions 1.Remove all protection resistors as to avoid different RC constants on ROD traces and introduce strict powering sequences 2.Use Wacek’s ~2 nF bypass capacitor on resistors as to speed-up slow RCs edges 3.Tune Rs on different I2C traces as to guarantee correct SCL arrival time 4.Remove all resistors and introduce active protection to avoid short circuiting the CCUs to the FE during power-up 5.Remove resistors (same as 1.) and use only one power supply for CCUMs and FE hybrids 6.Short circuit I2C (SCL and SDA) lines after protection resistors, thus “equalizing” delay paths to AOH and APVs

Solution 1 AOH FE-Hybrid SCL SDA Parasitic on FE Hybrid C H Parasitic on AOH C A PSU Control PSU FE Simult.

Solution 2 AOH FE-Hybrid SCL SDA 82  Parasitic on FE Hybrid C H Parasitic on AOH C A PSU Control PSU FE before

Solution 3 AOH FE-Hybrid SCL SDA R1 R2 Parasitic on FE Hybrid C H Parasitic on AOH C A R 2 > R 1

Solution 4 AOH FE-Hybrid SCL SDA Parasitic on FE Hybrid C H Parasitic on AOH C A PSU Control PSU FE before

Solution 5 AOH FE-Hybrid SCL SDA Parasitic on FE Hybrid C H Parasitic on AOH C A PSU Control PSU FE

Solution 6 AOH FE-Hybrid SCL SDA 82  Parasitic on FE Hybrid C H Parasitic on AOH C A PSU Control PSU FE before

Comparison ProCon 1 - Works fine, no cumbersome tuning required- Power sequence could be critical (potentially dangerous if power-up sequence control is lost) -Requires mod of all interconnect cards 2 - Well proved in Aachen- Requires mod of all interconnect cards 3 - Seems to work-Requires mod of all interconnect cards -Not obviously scalable, may require individual tuning of Rs 4 - Safe and robust- Requires redesign and replacement of 700 CCUMs - Requires mod of all interconnect cards 5 - Works fine, no cumbersome tuning required - Saves money of control PSUs - Careful about introducing digital noise - Requires minor mod to CCUM cabling - Possibly applicable only to TOB (DOHM cabling?) - Requires mod of all interconnect cards 6 (- This is how it should have been designed from the beginning) - It would probably be best to eliminate the “T” altogether and have just one protection resistor - Requires mod of all interconnect cards