July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.

Slides:



Advertisements
Similar presentations
RPC Electronics Overall system diagram Current status At detector
Advertisements

01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
The MAD chip: 4 channel preamplifier + discriminator.
Muon Tracking FEE R.E. Mischke Los Alamos 10 September, 1999 presentation to the PHENIX Muon Arm Technical Advisory Committee.
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
1 (Gerard Visser – US Belle II Electronics Meeting 7/15/2011) Belle-II bKLM Readout System Concepts, &c. W. Jacobs, G. Visser, A. Vossen Indiana University.
Status of the LHCb RPC detector Changes with respect to Note cm strips instead of 3 cm (cost optimization) All gaps same size (standardization)
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
D. Peterson, “Status of the Cornell/Purdue Program” TPC R&D Mini Workshop, Orsay 12-January Status of the Cornell/Purdue Program: first events with.
Sept 25, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.
1 Hall D Drift Chamber ElectronicsFJ Barbosa Drift Chamber Review6-8 March 2007 Electronics for CDC and FDC Hall D 1.Motivation 2.ASIC Development 3.Preamp.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
A. Sukhanov, BNL1 NCC Electronics Readout of pad structured sensors ● High dynamic range: 14 bit range, 10 bit accuracy ● Summing signals from 6 detectors.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Updated HBD FEM Diagram Clock Master Clock fanoutADC Optical out Backplane Crate GTM/Ethernet New Daughter card + DCM Test pulse.
Front-end readout study for SuperKEKB IGARASHI Youichi.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
A. Ranieri / RPC-CMS Pre-loaded profile Synchronization & Control Board (SCB) The RPC electronics will consist of the FE board plus the Synchronization.
1 The PHENIX Muon Identifier Front End Electronics Andrew Glenn (University of Tennessee), for the PHENIX collaboration Andrew Glenn 5/1/01 April APS Meeting.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future.
Trip-t testing progress report
7/28/2003DC/EC Review Aerogel Read out Electronics K. Ozawa, N. Kurihara, M. Inaba, H. Masui T. Sakaguchi, T. Matsumoto.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 1 A Faster Digitizer System for the Hadron Blind Detector in the PHENIX Experiment Cheng-Yi Chi Nevis Lab.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
Plans to Test HBD Prototype in Run 6 Craig Woody BNL DC Meeting March 8, 2006.
PHENIX Safety Review Overview of the PHENIX Hadron Blind Detector Craig Woody BNL September 15, 2005.
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
MuTr Chamber properties K.Shoji Kyoto Univ.. Measurement of MuTr raw signal Use oscilloscope & LabView Read 1 strip HV 1850V Gas mixture Ar:CO 2 :CF 4.
Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
FEE for Muon System (Range System) Status & Plans G.Alexeev on behalf of Dubna group Turin, 16 June, 2009.
B => J/     Gerd J. Kunde PHENIX Silicon Endcap  Mini-strips (50um*2mm – 50um*11mm)  Will not use ALICE chip  Instead custom design based on.
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
Calorimeter Digitizer Electronics Cheng-Yi Chi Columbia University Nov 9-10, 2015sPHENIX Cost and Schedule Review1.
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
CMS EMU TRIGGER ELECTRONICS
Front-end electronic system for large area photomultipliers readout
Status of n-XYTER read-out chain at GSI
RPC Front End Electronics
BESIII EMC electronics
Test of Link and Control Boards with LHC like beam, CERN, May 2003
RPC Front End Electronics
Local Level 1 trigger Hardware and data flow
RPC FEE The discriminator boards TDC boards Cost schedule.
RPC Electronics Overall system diagram Current status At detector
sPHENIX DOE-SC CD-1/3a Review WBS 1.5.3: CalElec Digitizers
Digitally subtracted pulse between
TOF & BB FEE Safety Review
PHENIX forward trigger review
Cheng-Yi Chi Nevis Lab Physics Dept Columbia University
Presentation transcript:

July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator board  Test results The TDC board  The TDC and Crate block diagram  The TDC board test result  The trigger board The board counts Status

July 10, 2008 PHENIX RPC review C.Y. Chi 2 RPC Strip Our chamber is closely follow the CMS design. Our on-chamber electronics will try to follow their electronics too. The CMS barrel strips is 1.3m long, 4 cm or 2cm wide.  15/40 ohms impedance. 420pf/160pf capacitance.  Fully terminated strips. CMS endcap RPC  Cover 5/16 degree in phi, 7 to 38mm in width and 22 to 55 cm in length  Un-terminated.  Lemo cables are used to connect strip to the discriminator board PHENIX RPC strip width range from 11.4 mm by 141mm to 64.6 mm by 554.2mm.  The smallest one has 46 ohms impedance and 16 pf of capacitance.  The largest one has 10 ohms impedance and 286 pf of capacitance.

July 10, 2008 PHENIX RPC review C.Y. Chi 3 CMS RPC preamp/discriminator chip Build on AMS 0.8 um BiCMOS process, +5V device. 15 ohms input impendence. 45mW/channel. 8 channels per chip. It is designed in Bari, Italy. It has preamp, gain stage, zero crossing discriminator, monostable (cover the dead time) and LVDS driver. The chip is designed to deal with 20 fC up to 20 pC with1.7fC ENC noise. Zero crossing is necessary to deal with large dynamic range. The time walk is about.6ns except for very large charge. Testing show that threshold level could be as high as 100fc without loosing efficiency. All the chips has been fabricated. Two wafers has been packaged and tested.

July 10, 2008 PHENIX RPC review C.Y. Chi 4 Cable adapter board RPC 32 channel discriminator board 32 channels per board Fused +6V input analog/digital power supply ~.46A (use +5V, +3V through low drop regulators) Serial download is used to set 10 bits 4 channel threshold DAC (4mv per bin) and Fire test pulse. LVDS discriminator output Serial download

July 10, 2008 PHENIX RPC review C.Y. Chi 5 RPC disc 32 ch 3M PL Or pl RPC TDC 64 ch Half octant Module edge Adapter Board Adapter Board 2-3 m cable ?8 meters cable ? 2-3 m cable?8 meter cable ? 3M (Gray) M (Black) RB 3M (Gray) M N3432-L302RB 3M (Black) D89140-???? Signal Cable : 40 conductors twist flat ribbon cable 3M (gray) M M 1700/40 Twisted Pair, Flat Cable,.050" 28 AWG Stranded Fire rating VW-1 16 short RG174 cables Connection diagram

July 10, 2008 PHENIX RPC review C.Y. Chi 6 The discriminator is moving 4mv per step. The test pulse is feed to the input amplify through 1pf cap. (not for calibration, functional check only) Channel 14 TDC distribution, DAC step =80 TDC step On board test pulse vs. threshold study

July 10, 2008 PHENIX RPC review C.Y. Chi 7 CMS Disc threshold Channel 26 Channel 28 Channel 32Channel 30 Channel 32 Threshold (8 mv per step) TDC TDC distribution at step =20 (160mv) Direct pulse injection (threshold effect) Test pulse is set around ~ 4mv input

July 10, 2008 PHENIX RPC review C.Y. Chi 8 Direct Pulse Injection (fixed threshold) Inject test pulse through the cable adapter card + 10pf capacitance (channel 45) 2mv per step, 160mv threshold (~80fc) Cross talk seen at round 100mv. Input (steps) Channel 45 TDC Channel 46Channel 44 disc. fired

July 10, 2008 PHENIX RPC review C.Y. Chi 9 DISC LVDS output at discriminator board DISC output after ~10 meter cables 69 ns time difference 1.61ns/ft  ~42 ft Digitally subtracted pulse between + and – side of discriminator LVDS output 500mv per division 1.4V 1.63V Long output cable study

July 10, 2008 PHENIX RPC review C.Y. Chi 10 DISCDISC LVDS Receiver Trigger window 32 channel digitizer PLL Test Pulse LVDS Transmitter 4x beam clock 44X BC Test Pulse MASK Serial download Disc Serial download TDC serial download Interface Chip Collects 64 Channel Of Data Digitized Data L1 trigger etc L1 trigger primitives L1 trigger primitives Serial Download Timing etc. Event Data Event Data RPC TDC MODULE

July 10, 2008 PHENIX RPC review C.Y. Chi 11 The TDC Internal Test Pulse Scan test pulse step average TDC valueSigma on the TDC TDC: Use 44X beam crossing clock to digitized the discriminated LVDS pulse, ~2.5ns for 9.6MHz RHIC clock Test Pulse: Generated internally with the FPGA with the same 44x beam crossing clock Trigger Window: The lower and upper limits be can set channel by channel Mask: Mask bits can be set to turn off individual channel. Serial data to Discriminator Board: Control test pulse firing and discriminator threshold ( chip by chip) TDC Module

July 10, 2008 PHENIX RPC review C.Y. Chi 12 RPC(HBD) crate/BUS structure 6Ux160 mm VME size TDCTDC TDCTDC Output To L1 Clock fanout L1 primitives L1 GTM Slow Control TDCs XMIT DCM Clock Master RPC FEM crate

July 10, 2008 PHENIX RPC review C.Y. Chi 13 Trigger data from FEM 1 pair of cable per FEM Arria FPGA De-serialized FEM data & format trigger data Transceiver blocks RPC Trigger Board Optical transmitter 2.8 Gbits/sec RPC triggers is being designed. Schedule for prototype around Sept. The module can receive up to 6FEM’s trigger data The optical trigger data contains, idle, clock numbers and up to 12 16bits FEM trigger data every beam crossing.

14 Channel count etc… (one side) Station1a+b23total Channel Channel per FEM (TDC) FEM (TDC) Disc Board L1 trigger Fibers FEM/ fibers646 Support board/crate 343 FEM/crate Crates44412 The crate size is like 6U VME crate. I would like to limit the length discriminator cable to 10 meters. (to be tested about jitters) The RPC2, 3, we will need to find the crate space near the detector. Crate need to be recess in the rack. Cable routing space needed in front of the crate.

15 Channel count etc with RPC2/3 strips combined… (one side) Station1a+b23total Channel3072~3848/2~2872/2 Channel per FEM (TDC) 64 FEM (TDC) Disc Board L1 trigger Fibers FEM/ fibers623 XMIT to DCM 454 L1 boards 884 FEM/crate 12~1012 Crates432 The crate size is like 6U VME crate. I would like to limit the length discriminator cable to 10 meters. (to be tested about jitters) The RPC2, 3, we will need to find the crate space near the detector. Crate need to be recess in the rack. Cable routing space needed in front of the crate.

July 10, 2008 PHENIX RPC review C.Y. Chi 16 STATUS The discriminator and TDC modules has been successfully prototyped. Waiting for on chamber testing.  Grounding issue need to be resolved with chamber testing CMS 32 channel board has been tested in both Colorado and BNL factory. We are building, 40 discriminator modules, 20 TDC boards, 3 sets of crates+ clock master modules for the coming run and individual factory readout/test stand. Trigger modules is being designed.