An Overview of Myrinet By: Ralph Zajac. What is Myrinet? n LAN designed for clusters n Based on USCD’s ATOMIC LAN n Has many characteristics of MPP message-passing.

Slides:



Advertisements
Similar presentations
Ethernet Over PCI Express Presented by Kallol Biswas
Advertisements

Chapter 3 The Data Link Layer.
The Data Link Layer Chapter 3. Data Link Layer Design Issues Services Provided to the Network Layer Framing Error Control Flow Control.
System Area Network Abhiram Shandilya 12/06/01. Overview Introduction to System Area Networks SAN Design and Examples SAN Applications.
1 IK1500 Communication Systems IK1330 Lecture 3: Networking Anders Västberg
♦ Commodity processor with commodity inter- processor connection Clusters Pentium, Itanium, Opteron, Alpha GigE, Infiniband, Myrinet, Quadrics, SCI NEC.
Protocols and software for exploiting Myrinet clusters Congduc Pham and the main contributors P. Geoffray, L. Prylli, B. Tourancheau, R. Westrelin.
Chapter 4 Conventional Computer Hardware Architecture
Presented By: Pariya Raoufi. Motivations Future applications require: higher bandwidth, generate a heterogeneous mix of network traffic, low latency.
CS 213 Commercial Multiprocessors. Origin2000 System – Shared Memory Directory state in same or separate DRAMs, accessed in parallel Upto 512 nodes (1024.
1 BGL Photo (system) BlueGene/L IBM Journal of Research and Development, Vol. 49, No. 2-3.
EEC-484/584 Computer Networks Lecture 2 Wenbing Zhao
I/O Channels I/O devices getting more sophisticated e.g. 3D graphics cards CPU instructs I/O controller to do transfer I/O controller does entire transfer.
EEC-484/584 Computer Networks Lecture 2 Wenbing Zhao
EEC-484/584 Computer Networks Lecture 2 Wenbing Zhao
An overview of Infiniband Reykjavik, June 24th 2008 R E Y K J A V I K U N I V E R S I T Y Dept. Computer Science Center for Analysis and Design of Intelligent.
Real Parallel Computers. Background Information Recent trends in the marketplace of high performance computing Strohmaier, Dongarra, Meuer, Simon Parallel.
Storage area network and System area network (SAN)
 The Open Systems Interconnection model (OSI model) is a product of the Open Systems Interconnection effort at the International Organization for Standardization.
Real Parallel Computers. Modular data centers Background Information Recent trends in the marketplace of high performance computing Strohmaier, Dongarra,
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
Switching, routing, and flow control in interconnection networks.
1Group 07 IPv6 2 1.ET/06/ ET/06/ ET/06/ EE/06/ EE/06/ EE/06/6473 Group 07 IPv6.
1 Lecture 7: Part 2: Message Passing Multicomputers (Distributed Memory Machines)
1 Computing platform Andrew A. Chien Mohsen Saneei University of Tehran.
LECTURE 9 CT1303 LAN. LAN DEVICES Network: Nodes: Service units: PC Interface processing Modules: it doesn’t generate data, but just it process it and.
© Paradigm Publishing Inc. 6-1 Chapter 6 Telecommunications and Networks.
The University of New Hampshire InterOperability Laboratory Introduction To PCIe Express © 2011 University of New Hampshire.
Internetworking and ATM Lecture 8, April 30, 2003 Data Communications and Networks Mr. Greg Vogl Uganda Martyrs University.
Internet Addresses. Universal Identifiers Universal Communication Service - Communication system which allows any host to communicate with any other host.
Computer Communication & Networks Lecture # 02 Nadeem Majeed Choudhary
The MPC Parallel Computer Hardware, Low-level Protocols and Performances University P. & M. Curie (PARIS) LIP6 laboratory Olivier Glück.
QoS Support in High-Speed, Wormhole Routing Networks Mario Gerla, B. Kannan, Bruce Kwan, Prasasth Palanti,Simon Walton.
8-Oct-154/598N: Computer Networks Shared Access Networks Token Ring ATM Fibre channel Myrinet.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
The OSI Model.
The Red Storm High Performance Computer March 19, 2008 Sue Kelly Sandia National Laboratories Abstract: Sandia National.
TCP Lecture 13 November 13, TCP Background Transmission Control Protocol (TCP) TCP provides much of the functionality that IP lacks: reliable service.
Integrating New Capabilities into NetPIPE Dave Turner, Adam Oline, Xuehua Chen, and Troy Benjegerdes Scalable Computing Laboratory of Ames Laboratory This.
Packet switching network Data is divided into packets. Transfer of information as payload in data packets Packets undergo random delays & possible loss.
An Architecture and Prototype Implementation for TCP/IP Hardware Support Mirko Benz Dresden University of Technology, Germany TERENA 2001.
Lecture (Mar 23, 2000) H/W Assignment 3 posted on Web –Due Tuesday March 28, 2000 Review of Data packets LANS WANS.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
Embedded Network Interface (ENI). What is ENI? Embedded Network Interface Originally called DPO (Digital Product Option) card Printer without network.
Copyright  2005 SRC Computers, Inc. ALL RIGHTS RESERVED Overview.
Virtual Machines Created within the Virtualization layer, such as a hypervisor Shares the physical computer's CPU, hard disk, memory, and network interfaces.
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture CSE 8383 April 11, 2006 Session 23.
IP addresses IPv4 and IPv6. IP addresses (IP=Internet Protocol) Each computer connected to the Internet must have a unique IP address.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
EECB 473 Data Network Architecture and Electronics Lecture 1 Conventional Computer Hardware Architecture
Prabal Dutta March 12, 2003Networks of Workstations1 Prabal Dutta Electrical Engineering 864 Advanced Computer Design.
PART 7 CPU Externals CHAPTER 7: INPUT/OUTPUT 1. Input/Output Problems Wide variety of peripherals – Delivering different amounts of data – At different.
Interconnection network network interface and a case study.
The CMS Event Builder Demonstrator based on MyrinetFrans Meijers. CHEP 2000, Padova Italy, Feb The CMS Event Builder Demonstrator based on Myrinet.
Rehab AlFallaj.  Network:  Nodes: Service units: PC Interface processing Modules: it doesn’t generate data, but just it process it and do specific task.
Networks: Routing, Deadlock, Flow Control, Switch Design, Case Studies Alvin R. Lebeck CPS 220.
Lecture 24: Networks — Introduction Professor Randy H. Katz.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
CDA-5155 Computer Architecture Principles Fall 2000 Multiprocessor Architectures.
+ Lecture#2: Ethernet Asma ALOsaimi. + Objectives In this chapter, you will learn to: Describe the operation of the Ethernet sublayers. Identify the major.
Network Models.
J.M. Landgraf, M.J. LeVine, A. Ljubicic, Jr., M.W. Schulz
CT1303 LAN Rehab AlFallaj.
Switching, routing, and flow control in interconnection networks
Storage area network and System area network (SAN)
Networks Networking has become ubiquitous (cf. WWW)
CDA-5155 Computer Architecture Principles Fall 2000
Myrinet 2Gbps Networks (
Designing a PC Farm to Simultaneously Process Separate Computations Through Different Network Topologies Patrick Dreher MIT.
Cluster Computers.
Presentation transcript:

An Overview of Myrinet By: Ralph Zajac

What is Myrinet? n LAN designed for clusters n Based on USCD’s ATOMIC LAN n Has many characteristics of MPP message-passing networks

MPP Network Characteristics n High data rate n Regular topology and scalability n Very low error rate n Cut-through routing n Flow control

ATOMIC LAN: Overview n Based on technology from Caltech’s Mosaic project n Used TCP/IP at burst rates of 400 Mb/s n Error rate less than

ATOMIC LAN: Limitations n Asynchronous communication could lead to deadlock n Network topology –Complex –Hidden computing power n Performance limited by lack of DMA in host interface n End-to-end data rates limited by TCP/IP stack of OS

Myrinet n Designed to address the limitations of ATOMIC LAN n Not limited to an existing MPP network n Specifications published in ANSI/VITA

Myrinet: Links n Can be copper (up to 25m) or optical- fiber n Full duplex n Uses non-return-to- zero encoding n Flow control run by a slack buffer STOP GO Slack Buffer

Myrinet: Packets and Routing n Leading byte determines the outgoing port n MSB of each header byte distinguishes between “host” and “switch” packets n Variable payload length n 8-bit CRC

Myrinet: Switches n Use blocking-cut-through routing n Each contains two custom VLSI chips –crossbar-switch –dual interface n Topology is arbitrary

Myrinet: Host Interface n Available for PCI and Sbus n 32-bit SRAM for MCP n Can act as a slave or a bus master

Myrinet: Software n MCP –Handles all interfacing with the network –Continuously mapping and monitoring the network n Host Software –TCP/IP and UDP/IP –Myrinet API

High Performance Virtual Machine n Windows NT 4.0 cluster built at UCSD and UIUC for the NCSA n 96 dual processor nodes n Used a fat-tree network with 8-port Myrinet switches n Was a 56 GFlops system with: –45 GB of DRAM –1.6 MB/s bisection bandwidth –400 GB of disk storage

HPVM: Testing n Tested on four programs –ZeusMP: astrophysical phenomena in 3D –Cactus: modular 3D numerical relativity –AS-PCG kernel: linear systems solver –QMC kernel: Quantum Monte Carlo simulator n Compared with a Cray T3E and an Origin 2000

HPVM: Results n Performed from 2 to 4 times slower –Slower floating point calculations –Flow control limitations of Myrinet n Much better price/performance ratio

Conclusions n Myrinet is: –Flexible –Fast n Affordable systems with acceptable performance