Fill for Shallow Trench Isolation CMP

Slides:



Advertisements
Similar presentations
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. NSF, and the Packard Foundation Y. Chen, A. B. Kahng, G. Robins,
Advertisements

Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.
-1- VLSI CAD Laboratory, UC San Diego Post-Routing BEOL Layout Optimization for Improved Time- Dependent Dielectric Breakdown (TDDB) Reliability Tuck-Boon.
DPIMM-II 2003 UCSD VLSI CAD LAB Compression Schemes for "Dummy Fill" VLSI Layout Data Robert Ellis, Andrew B. Kahng and Yuhong Zheng ( Texas A&M University.
Minimum Implant Area-Aware Gate Sizing and Placement
Dummy Feature Placement for Chemical- mechanical Polishing Uniformity in a Shallow Trench Isolation Process Ruiqi Tian 1,2, Xiaoping Tang 1, D. F. Wong.
Multi-Project Reticle Floorplanning and Wafer Dicing Andrew B. Kahng 1 Ion I. Mandoiu 2 Qinke Wang 1 Xu Xu 1 Alex Zelikovsky 3 (1) CSE Department, University.
Efficient Escape Routing Rui Shi, Chung-Kuan Cheng University of California, San Diego.
Chip-scale simulation of residual layer thickness uniformity in thermal NIL: evaluating stamp cavity-height and ‘dummy-fill’ selection strategies 15 October.
Ahmed Awad Atsushi Takahash Satoshi Tanakay Chikaaki Kodamay ICCAD’14
Dual Graph-Based Hot Spot Detection Andrew B. Kahng 1 Chul-Hong Park 2 Xu Xu 1 (1) Blaze DFM, Inc. (2) ECE, University of California at San Diego.
Background: Scan-Based Delay Fault Testing Sequentially apply initialization, launch test vector pairs that differ by 1-bit shift A vector pair induces.
Monte-Carlo Methods for Chemical-Mechanical Planarization on Multiple-Layer and Dual-Material Models Supported by Cadence Design Systems, Inc., NSF, the.
Reticle Floorplanning With Guaranteed Yield for Multi-Project Wafers Andrew B. Kahng ECE and CSE Dept. University of California San Diego Sherief Reda.
Performance-Impact Limited Area Fill Synthesis
Study of Floating Fill Impact on Interconnect Capacitance Andrew B. Kahng Kambiz Samadi Puneet Sharma CSE and ECE Departments University of California,
Yield- and Cost-Driven Fracturing for Variable Shaped-Beam Mask Writing Andrew B. Kahng CSE and ECE Departments, UCSD Xu Xu CSE Department, UCSD Alex Zelikovsky.
Practical Iterated Fill Synthesis for CMP Uniformity Supported by Cadence Design Systems, Inc. Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky (UCLA, UVA.
Fast and Area-Efficient Phase Conflict Detection and Correction in Standard-Cell Layouts Charles Chiang, Synopsys Andrew B. Kahng, UC San Diego Subarna.
DPIMM-03 1 Performance-Impact Limited Area Fill Synthesis Yu Chen, Puneet Gupta, Andrew B. Kahng (UCLA, UCSD) Supported by Cadence.
On-Line Adjustable Buffering for Runtime Power Reduction Andrew B. Kahng Ψ Sherief Reda † Puneet Sharma Ψ Ψ University of California, San Diego † Brown.
1 UCSD VLSI CAD Laboratory ISQED-2009 Revisiting the Linear Programming Framework for Leakage Power vs. Performance Optimization Kwangok Jeong, Andrew.
Toward Performance-Driven Reduction of the Cost of RET-Based Lithography Control Dennis Sylvester Jie Yang (Univ. of Michigan,
Fill for Shallow Trench Isolation CMP Andrew B. Kahng 1,2 Puneet Sharma 1 Alexander Zelikovsky 3 1 ECE Department, University of California – San Diego.
UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.
Layout-aware Scan-based Delay Fault Testing Puneet Gupta 1 Andrew B. Kahng 1 Ion Mandoiu 2 Puneet Sharma 1 1 ECE Department, University of California –
Detailed Placement for Leakage Reduction Using Systematic Through-Pitch Variation Andrew B. Kahng †‡ Swamy Muddu ‡ Puneet Sharma ‡ CSE † and ECE ‡ Departments,
Defocus-Aware Leakage Estimation and Control Andrew B. Kahng †‡ Swamy Muddu ‡ Puneet Sharma ‡ CSE † and ECE ‡ Departments, UC San Diego.
Topography-Aware OPC for Better DOF margin and CD control Puneet Gupta*, Andrew B. Kahng*†‡, Chul-Hong Park†, Kambiz Samadi†, and Xu Xu‡ * Blaze-DFM Inc.
Design of Integrated-Circuit Interconnects with Accurate Modeling of Chemical-Mechanical Planarization Lei He, Andrew B. Kahng*, Kingho Tam, Jinjun Xiong.
Closing the Loop in Interconnect Analyses and Optimization: CMP Fill, Lithography and Timing Puneet Gupta 1 Andrew B. Kahng 1,2,3 O.S. Nakagawa 1 Kambiz.
Constrained Pattern Assignment for Standard Cell Based Triple Patterning Lithography H. Tian, Y. Du, H. Zhang, Z. Xiao, M. D.F. Wong Department of ECE,
Design of Integrated-Circuit Interconnects with Accurate Modeling of Chemical-Mechanical Planarization Lei He, Andrew B. Kahng* #, Kingho Tam, Jinjun Xiong.
1 Area Fill Generation With Inherent Data Volume Reduction Yu Chen, Andrew B. Kahng, Gabriel Robins, Alexander Zelikovsky and Yuhong Zheng (UCLA, UCSD,
UC San Diego Computer Engineering. VLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD.
UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky (UCLA, UCSD, UVA.
7/14/ Design for Manufacturability Prof. Shiyan Hu Office: EERC 731.
E.G.M. PetrakisBinary Image Processing1 Binary Image Analysis Segmentation produces homogenous regions –each region has uniform gray-level –each region.
Abstract A new Open Artwork System Interchange Standard (OASIS) has been recently proposed for replacing the GDSII format. A primary objective of the new.
1 A Novel Metric for Interconnect Architecture Performance Parthasarathi Dasgupta, Andrew B. Kahng, Swamy V. Muddu Dept. of CSE and ECE University of California,
UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. NSF, and the Packard Foundation Y. Chen, A. B. Kahng, G. Robins,
UC San Diego / VLSI CAD Laboratory Reliability-Constrained Die Stacking Order in 3DICs Under Manufacturing Variability Tuck-Boon Chan, Andrew B. Kahng,
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
Impact of Nanotopography on STI CMP in Future Technologies D. Boning and B. Lee, MIT N. Poduje, ADE Corp. J. Valley, ADE Phase-Shift W. Baylies, Baytech.
Copper CMP Planarization Length - MRS April 19 th, 2001 – Paul Lefevre – Page 1 DIRECT MEASUREMENT OF PLANARIZATION LENGTH FOR COPPER CHEMICAL MECHANICAL.
Multiscale Moment-Based Painterly Rendering Diego Nehab and Luiz Velho
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
NTUEE 1 Coupling-Constrained Dummy Fill for Density Gradient Minimization Huang-Yu Chen 1, Szu-Jui Chou 2, and Yao-Wen Chang 1 1 National Taiwan University,
Regularity-Constrained Floorplanning for Multi-Core Processors Xi Chen and Jiang Hu (Department of ECE Texas A&M University), Ning Xu (College of CST Wuhan.
Kwangsoo Han, Andrew B. Kahng, Hyein Lee and Lutong Wang
Kwangsoo Han‡, Andrew B. Kahng‡† and Hyein Lee‡
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis Supported by Cadence Design Systems, Inc., NSF, the Packard Foundation, and State of Georgia’s.
 Chemical-Mechanical Polishing (CMP)  Rotating pad polishes each layer on wafers to achieve planarized surfaces  Uneven features cause polishing pad.
IC Fabrication/Process
LEMAR: A Novel Length Matching Routing Algorithm for Analog and Mixed Signal Circuits H. Yao, Y. Cai and Q. Gao EDA Lab, Department of CS, Tsinghua University,
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis Supported by Cadence Design Systems, Inc., NSF, the Packard Foundation, and State of Georgia’s.
UTB SOI for LER/RDF EECS Min Hee Cho. Outline  Introduction  LER (Line Edge Roughness)  RDF (Random Dopant Fluctuation)  Variation  Solution – UTB.
-1- UC San Diego / VLSI CAD Laboratory Optimal Reliability-Constrained Overdrive Frequency Selection in Multicore Systems Andrew B. Kahng and Siddhartha.
1 Hardware Reliability Margining for the Dark Silicon Era Liangzhen Lai and Puneet Gupta Department of Electrical Engineering University of California,
EE412 Deep Trench Spray Coating Final Presentation Karthik Vijayraghavan Mentor : Jason Parker 12/08/
Brian Tang and Duane Boning MIT Microsystems Technology Laboratories
Chapter 1 & Chapter 3.
Revisiting and Bounding the Benefit From 3D Integration
Han Zhao Advisor: Prof. Lei He TA: Fang Gong
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Maximum Lifetime of Sensor Networks with Adjustable Sensing Range
Donghui Zhang, Tian Xia Northeastern University
Presentation transcript:

Fill for Shallow Trench Isolation CMP Andrew B. Kahng1,2 Puneet Sharma1 Alex Zelikovsky3 1 ECE Department, University of California – San Diego 2 CSE Department, University of California – San Diego 3 CS Department, Georgia State University http://vlsicad.ucsd.edu

Acknowledgements We thank Prof. Duane Boning and Mr. Xiaolin Xie at MIT for discussions and help with abstractions of physical CMP phenomena, as well as supplying the STI-CMP simulator.

Outline Introduction and Background Problem formulations Hexagon covering-based fill insertion Experiments and results Conclusions

CMP for STI Before CMP After Perfect CMP STI is the mainstream CMOS isolation technology In STI, substrate trenches filled with oxide surround devices or group of devices that need to be isolated Relevant process steps: Diffusion (OD) regions covered with nitride (acts as CMP-stop) Trenches created where nitride absent and filled with oxide CMP to remove excess oxide over nitride (overburden oxide) Si Oxide Nitride Before CMP After Perfect CMP CMP goal: Complete removal of oxide over nitride, perfectly planar nitride and trench oxide surface

Imperfect CMP Key Failures Caused by Imperfect CMP Failure to clear oxide Nitride erosion Oxide dishing Key Failures Caused by Imperfect CMP Planarization window: Time window to stop CMP Stopping sooner leaves oxide over nitride Stopping later polishes silicon under nitride Larger planarization window desirable Step height: Oxide thickness variation after CMP Quantifies oxide dishing Smaller step height desirable CMP quality depends on nitride and oxide density  Control nitride and oxide density to enlarge planarization window and to decrease step height

STI Fill Insertion CMP is pattern dependent  Fill insertion improves planarization window and step height Fill inserted in the form of nitride features Deposition bias: Oxide over nitride deposited with slanted profile  Oxide features are “shrunk” nitride features Size and shape fill to simultaneously control nitride and oxide density Top view of layout Diffusion/Nitride Area available for fill insertion α Oxide Nitride Shrinkage = α (process dependent ~0.2µ) Top View

Outline Introduction and Background Problem formulations Hexagon covering-based fill insertion Experiments and results Conclusions

Objectives for Fill Insertion Primary goals: Enlarge planarization window Minimize step height i.e., post-CMP oxide height variation Minimize oxide density variation  Oxide uniformly removed from all regions  Enlarges planarization window as oxide clears simultaneously Maximize nitride density  Enlarges planarization window as nitride polishes slowly Objective 1: Minimize oxide density variation Objective 2: Maximize nitride density

Problem Formulation Dummy fill formulation Given: STI regions where fill can be inserted Shrinkage α Constraint: No DRC violations (such as min. spacing, min .width, min. area, etc.) Objectives: minimize oxide density variation maximize nitride density

Density Variation Minimization with LP Minimize oxide density variation Use previously proposed LP-based solution Layout area divided into n x n tiles Density computed over sliding windows (= w x w tiles) Inputs: min. oxide density (|OxideMin|) per tile  To compute: shrink design’s nitride features by α max. oxide density (|OxideMax|) per tile  To compute: insert max. fill, shrink nitride features by α Output: target oxide density (|OxideTarget|) per tile Dual-objective  single-objective (nitride density) problem with oxide density constrained to |OxideTarget |

Nitride Maximization Problem Formulation Dummy fill formulation Given: STI regions where fill can be inserted Shrinkage α Constraint: No DRC violations (such as min. spacing, min .width, min. area, etc.) Target oxide density (|OxideTarget|) Objectives: maximize nitride density

Outline Introduction and Background Problem formulations Hexagon covering-based fill insertion Experiments and results Conclusions

Case Analysis Based Solution Given |OxideTarget |, insert fill for max. nitride density Solution (for each tile) based on case analysis Case 1: |OxideTarget | = |OxideMax| Case 2: |OxideTarget | = |OxideMin| Case 3: |OxideMin| < |OxideTarget | < |OxideMax| Case 1  Insert max. nitride fill Fill nitride everywhere where it can be added Min. OD-OD (diffusion-diffusion) spacing ≈ 0.15µ Min. OD width ≈ 0.15µ Other OD DRCs: min. area, max. width, max. area } More common due to nature of LP Layout OD-OD Spacing Min. OD Width Feature Nitride STI Well Diffusion expanded by min. spacing Max. nitride fill Width too small

Case 2: |OxideTarget | = |OxideMin| Need to insert fill that does not increase oxide density Naïve approach: insert fill rectangles of shorter side < α Better approach: perform max. nitride fill then dig square holes of min. allowable side β  Gives higher nitride:oxide density ratio No oxide density in rounded square around a hole Cover nitride with rounded squares  no oxide density β α Nitride Hole No oxide in this region Top View Covering with rounded squares difficult  approximate rounded squares with inscribed hexagons Cover rectilinear max. nitride with min. number of hexagons

Covering Bulk Fill with Hexagons HU-Lines HU-Lines V-Lines HL-Lines HL-Lines V-Lines For min. number of hexagons: At least one V-Line and one of HU- or HL- Lines of the honeycomb must overlap with corresponding from polygon Approach: Select combinations of V- and HL- or HU- Lines from polygon, overlap with honeycomb and count hexagons. Select combination with min. hexagons. Also flip polygon by 90º and repeat. Complexity: |Polygon V-Lines| x (|Polygon HL-Lines| + |Polygon HU-Lines|) x |Polygon area|  Cover max. nitride fill with hexagons, create holes in hexagon centers

Case 3: |OxideMin| < |OxideTarget | < |OxideMax| Holes give high nitride:oxide density  insert max. nitride fill and create holes to reduce oxide density OK for nitride fill to contribute to oxide density  approximate rounded squares by circumscribed hexagons When max. nitride is covered with circumscribed hexagons, oxide density increases If oxide density (=outloss x max. nitride area) < |OxideTarget|  increase oxide density by filling some holes If oxide density > |OxideTarget|  decrease oxide density by partially using Case 2 solution Outloss = Oxide Area Nitride Area

Outline Introduction and Background Problem formulations Hexagon covering-based fill insertion Experiments and results Conclusions

Experimental Setup Two types of studies Comparisons between: Density analysis Post-CMP topography assessment using CMP simulator Comparisons between: Unfilled Tile-based fill (DRC-correct regular fill shape tiling) Proposed fill Our testcases: 2 large designs created by assembling smaller ones “Mixed”: RISC + JPEG + AES + DES 2mm x 2mm, 756K cells “OpenRisc8”: 8-core RISC + SRAM 2.8mm x 3mm, 423K cells + SRAM

Layout After Fill Insertion Tiling-based fill Fill with proposed approach Inserted fill Design features + Higher nitride density + Smaller variation in STI well size  less variation in STI stress

Density Enhancement Results Oxide Density Nitride Density Tiled 0.5µ/0.5µ Proposed Tiled 0.5µ/0.5µ Proposed Testcase: Mixed Testcase: OpenRisc8 Unfilled Tiled 0.5µ/0.5µ Tiled 1.0µ/0.5µ Tiled 1.0µ/1.0µ Proposed

Post-CMP Topography Assessment Step Height Tiled 0.5µ/0.5µ Proposed 133 144 146 129 143 142 Final Max. Step Height (nm) 50.4 Proposed 44.7 Tiled 0.5µ/0.5µ 42.7 Unfilled OpenRisc8 53.6 46.5 45.3 Mixed Planarization Window (s) Fill Approach Testcase

Outline Introduction and Background Problem formulations Hexagon covering-based fill insertion Experiments and results Conclusions

Conclusions Imperfect STI CMP causes functional and parametric yield loss Our fill insertion approach focuses on: (1) oxide density variation minimization, and (2) nitride density maximization Large nitride fill features contribute to nitride and oxide densities, small ones to nitride only  shape fill to control both densities Proposed max. nitride fill insertion with holes to control oxide density and achieve high nitride density Results indicate significant decrease in oxide density variation and increase in nitride density over tile-based fill CMP simulation shows superior CMP characteristics, planarization window increases by 17%, and step height decreases by 9%

Thank You Questions?