12/6/2005Comp 120 Fall 20051 6 December 2 classes to go Lego Lab Assistant? Questions? CCR at end of class today.

Slides:



Advertisements
Similar presentations
1 ECE462/562 ISA and Datapath Review Ali Akoglu. 2 Instruction Set Architecture A very important abstraction –interface between hardware and low-level.
Advertisements

MIPS processor continued. Review Different parts in the processor should be connected appropriately to be able to carry out the functions. Connections.
10/9: Lecture Topics Starting a Program Exercise 3.2 from H+P Review of Assembly Language RISC vs. CISC.
10/13/2005Comp 120 Fall October Questions? Today Control.
Arithmetic CPSC 321 Computer Architecture Andreas Klappenecker.
Arithmetic CPSC 321 Computer Architecture Andreas Klappenecker.
L14 – Control & Execution 1 Comp 411 – Fall /04/09 Control & Execution Finite State Machines for Control MIPS Execution.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 23 - Course.
10/26/2004Comp 120 Fall October Only 11 to go! Questions? Today Exam Review and Instruction Execution.
Levels in Processor Design
ENEE350 Ankur Srivastava University of Maryland, College Park Based on Slides from Mary Jane Irwin ( )
The Processor 2 Andreas Klappenecker CPSC321 Computer Architecture.
CPEN Digital System Design Chapter 10 – Instruction SET Architecture (ISA) © Logic and Computer Design Fundamentals, 4 rd Ed., Mano Prentice Hall.
Arithmetic I CPSC 321 Andreas Klappenecker. Administrative Issues Office hours of TA Praveen Bhojwani: M 1:00pm-3:00pm.
Shift Instructions (1/4)
L15 – Control & Execution 1 Comp 411 – Spring /25/08 Control & Execution Finite State Machines for Control MIPS Execution.
Processor I CPSC 321 Andreas Klappenecker. Midterm 1 Thursday, October 7, during the regular class time Covers all material up to that point History MIPS.
Computer Organization & Programming Chapter2 Number Representation and Logic Operations.
COMPUTER ORGANIZATION CSCE 230 Final Project. OVERVIEW  Implemented RISC processor  VHDL  Test program created to demonstrate abilities.
1 Catalog of useful (structural) modules and architectures In this course we will be working mostly at the BEHAVIORAL and STRUCTURAL levels. We will rely.
Number Systems. Today Decimal Hexadecimal Binary –Unsigned Binary –1’s Complement Binary –2’s Complement Binary.
CSCI 6307 Foundation of Systems – Exercise (2) Xiang Lian The University of Texas – Pan American Edinburg, TX
COSC 3430 L08 Basic MIPS Architecture.1 COSC 3430 Computer Architecture Lecture 08 Processors Single cycle Datapath PH 3: Sections
ECEN 248 Lab 4: Multiplexer Based Arithmetic Logic Unit
Processor: Datapath and Control
CSNB374: Microprocessor Systems Chapter 1: Introduction to Microprocessor.
CS2100 Computer Organisation
CS2100 Computer Organisation The Processor: Datapath (AY2015/6) Semester 1.
TEAM FRONT END ECEN 4243 Digital Computer Design.
CPS3340 Computer Architecture Fall Semester, 2013
Computer Science I CSCI Summer 2009 David E. Goldschmidt, Ph.D.
1 ELEN 033 Lecture 4 Chapter 4 of Text (COD2E) Chapters 3 and 4 of Goodman and Miller book.
Short Cuts for Multiply and Divide For Positive Numbers 1. Multiply by 2 k is the same as shift k to the left, 0 fill 2. Divide by 2 k is the same as.
Representing Negative Numbers Noah Mendelsohn Tufts University Web: COMP 40: Machine.
Branch Addressing op rs rt address address beq $s1, $s2, Label if ($s1 = =$s2) go to Label 6 bits 5 bits 5 bits 16 bits effective 32 bit address.
1 CS/COE0447 Computer Organization & Assembly Language Chapter 5 Part 2.
9/23/2004Comp 120 Fall September Chapter 4 – Arithmetic and its implementation Assignments 5,6 and 7 posted to the class web page.
MIPS Processor.
10/25/2005Comp 120 Fall October 25 Review for 2 nd Exam on Tuesday 27 October MUL not MULI Ask Questions!
Access the Instruction from Memory
CS 230: Computer Organization and Assembly Language
Control & Execution Finite State Machines for Control MIPS Execution.
Morgan Kaufmann Publishers
COMP541 Datapaths I Montek Singh Mar 28, 2012.
Introduction CPU performance factors
/ Computer Architecture and Design
Control & Execution Finite State Machines for Control MIPS Execution.
CS/COE0447 Computer Organization & Assembly Language
CS/COE0447 Computer Organization & Assembly Language
CS/COE0447 Computer Organization & Assembly Language
Arithmetic Logical Unit
Computer Architecture & Operations I
MIPS Processor.
Levels in Processor Design
Morgan Kaufmann Publishers The Processor
Rocky K. C. Chang 6 November 2017
Levels in Processor Design
Guest Lecturer TA: Shreyas Chand
22 October 3 classes before 2nd exam! Control 1/16/2019
April 3 Fun with MUXes Implementing arbitrary logical functions
MIPS Assembly.
Levels in Processor Design
Basic Building Blocks Multiplexer Demultiplexer Adder +
COMP541 Datapaths I Montek Singh Mar 18, 2010.
Levels in Processor Design
Basic Building Blocks Multiplexer Demultiplexer Adder +
October 29 Review for 2nd Exam Ask Questions! 4/26/2019
Levels in Processor Design
CS/COE0447 Computer Organization & Assembly Language
MIPS Processor.
Presentation transcript:

12/6/2005Comp 120 Fall December 2 classes to go Lego Lab Assistant? Questions? CCR at end of class today

12/6/2005Comp 120 Fall Questions Why can’t some numbers be represented in floating point? How to tell? 11 is OK, why not 1.1? How does that control stuff work?

12/6/2005Comp 120 Fall Simplified R-type Datapath Read Reg Read Reg. 2 Write Reg. Write Data data 1 data 2 3 ALU Operation Inst Bits Inst Bits Inst Bits RegWrite 32 Implementing a R-type operation is simply a matter of routing signals to the right places at the right times.

12/6/2005Comp 120 Fall This complex one does the same thing!

12/6/2005Comp 120 Fall Control Don’t lose the forest! Each line is a set of wires transporting bits (1 wire per bit) Control signal to each MUX determines which way a signal will go The control lines all go back to the CONTROL block (our FSM) The FSM drives these lines at just the right times to route signals

12/6/2005Comp 120 Fall Representation What is 0x8FEFC000 if it represents: A 2’s complement integer? An unsigned integer? A float? An instruction?

12/6/2005Comp 120 Fall Representation What is 0x8FEFC000 if it represents: A 2’s complement integer? The sign bit is 1, so this is a negative number. We first take its two’s complement. A = –A = = 2^30 + 2^29 + 2^28 + 2^20 + 2^14 = 1,073,741, ,870, ,435, ,048, ,384 = 1,880,113,152 A = –1,880,113,152 An unsigned integer? A float? An instruction?

12/6/2005Comp 120 Fall Representation What is 0x8FEFC000 if it represents: A 2’s complement integer? An unsigned integer? A = 8FEFC000 = 8 * 16^ *16^ *16^ *16^ *16^3 = 2,147,483, ,658, ,680, , ,152 = 2,414,854,144 A float? An instruction?

12/6/2005Comp 120 Fall Representation What is 0x8FEFC000 if it represents: A 2’s complement integer? An unsigned integer? A float? s = 1 exponent = = 31 significand = (–1)^S * (1 + significand) * 2 ^(exponent–127) = –1x x2^–96 = –1 * ( * 16^– * 16^–2 + 2^–9) *2^–96 = –1.873 * 2^–96 = –2.364 * 10^–29 An instruction?

12/6/2005Comp 120 Fall Representation What is 0x8FEFC000 if it represents: A 2’s complement integer? An unsigned integer? A float? An instruction? Opcode (6 bits) = = lw RS (5 bits) = = 31 RT (5 bits) = = 15 Address (16 bits) = Address is negative so 2’s complement is Address = -2^14 = LW 15, (31)

12/6/2005Comp 120 Fall Quick Review Performance Assembly language programming Representation Arithmetic Logic gates Multiplication/Division Floating Point Control Pipelining Cache VM I/O, Interrupts, OS

12/6/2005Comp 120 Fall What is next in courses? Comp 160 Digital Logic (next semester!) Comp 140 Compilers Comp 142 Operating Systems Comp 130 Files and Databases Comp 181 Models of Language and Computation

12/6/2005Comp 120 Fall Classes to go 1