1 EE365 Sequential-circuit design Sequential-circuit synthesis.

Slides:



Advertisements
Similar presentations
Clocked Synchronous State-machine Analysis
Advertisements

10/2/0810/2/2008ECE 561 -ECE Lecture 51 State Machine Implementation 10/2/20081ECE Lecture 5.
State-machine structure (Mealy)
State Machine Design Procedure
T-Bird Tail Light Control Circuit Design
State Machine Design.
Appendix A Logic Circuits. Logic circuits Operate on binary variables that assume one of two distinct values, usually called 0 and 1 Implement functions.
Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.
Circuits require memory to store intermediate data
1 EE365 Sequential-circuit analysis. 2 Clocked synchronous seq. circuits A.k.a. “state machines” Use edge-triggered flip-flops All flip-flops are triggered.
1 EE121 John Wakerly Lecture #10 Some shift-register stuff Sequential-circuit analysis.
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
ECE 331 – Digital System Design State Reduction and State Assignment (Lecture #22) The slides included herein were taken from the materials accompanying.
ECE 331 – Digital System Design
1 Sequential logic networks I. Motivation & Examples  Output depends on current input and past history of inputs.  “State” embodies all the information.
Sequential Circuit Design. 2 State Optimization Equivalent States:  Two states are equivalent if, for each member of the set of inputs,  they give exactly.
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
5. Choose a flip-flop type for the state memory. ReturnNext 7.4 Clocked Synchronous State-Machine Design 1. Construct a state/output table corresponding.
1 COMP541 State Machines Montek Singh Feb 6, 2007.
Overview Sequential Circuit Design Specification Formulation
EECC341 - Shaaban #1 Lec # 16 Winter State Machine Design Procedure 1. Build state/output table (or state diagram) from word description.
Synchronous circuit design and analysis. Synchronous circuit design To implement a synchronous circuit corresponding to a given specification Revision.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
ECE 331 – Digital System Design Sequential Circuit Design (Lecture #23) The slides included herein were taken from the materials accompanying Fundamentals.
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
7.4 Clocked Synchronous State-Machine Analysis
Clocked Synchronous State Machine Design
IKI c-Synthesis of Sequential Logic Bobby Nazief Semester-I The materials on these slides are adopted from: Prof. Daniel Gajski’s transparency.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 17 Design a clock synchronous sequential circuit with two inputs A, B and a single.
Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =
Synchronous Circuit Design (Class 10.1 – 10/30/2012) CSE 2441 – Introduction to Digital Logic Fall 2012 Instructor – Bill Carroll, Professor of CSE.
Digital Design Lecture 10 Sequential Design. State Reduction Equivalent Circuits –Identical input sequence –Identical output sequence Equivalent States.
Circuit, State Diagram, State Table
Unit 14 Derivation of State Graphs
Lecture 4 – State Machine Design 9/26/20081ECE Lecture 4.
Introduction to Sequential Logic Design Flip-flops FSM Analysis.
Lecture 18 More Moore/Mealy machines.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
Introduction to Sequential Logic Design Finite State-Machine Design.
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits Previously, we described the basic building blocks of sequential circuits,
9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Analysis.
Fall 2004EE 3563 Digital Systems Design EE3563 Chapter 7, 8, 10 Reading Assignments  7.1, 7.2, 7.3  8.1, ,   8.5.1, 8.5.2,
EE121 John Wakerly Lecture #11
9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.
1 Finite State Machines (FSMs) Now that we understand sequential circuits, we can use them to build: Synchronous (Clocked) Finite State Machines Finite.
Digital Circuits State Reduction and Assignment State Reduction reductions on the number of flip-flops and the number of gates a reduction in the.
CHAPTER 6 Sequential Circuits’ Analysis CHAPTER 6 Sequential Circuits’ Analysis Sichuan University Software College.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
Sequential Design Motivation Sequential processing often more tractable than parallel Example Sequential processing sometimes only method that works Example.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
Synthesis Synchronous Sequential Circuits synthesis procedure –Word description of problem /hardest; art, not science/ –Derive state diagram & state table.
Introduction to Sequential Logic Design Finite State-Machine Analysis.
State Machine Design State Machine Design Digital Electronics
EE552 Extra Credit Project1 Extended Burst Mode Design Orignally Submitted by : Amish Patel Revised by : Sumit Bhargava
State Machine Design Shiva choudhary En No.: Electronics and comm. Dept K.I.T.,Jamnagar 1.
Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.
Digital Logic Design Lecture 29. Announcements Homework 9 due today Please fill out Course Evaluations online. Final exam will be on Thursday, Dec. 18.
1 Clocked synchronous seq. circuits A.k.a. “state machines” Use edge-triggered flip-flops All flip-flops are triggered from the same master clock signal,
1 CSE370, Lecture 24 Lecture 26 u Logistics n HW8 due Friday n Ant extra credit due Friday n Final exam a week from today, 12/8 8:30am-10:20am here n Review.
Introduction to Sequential Logic Design
Sequential logic design principles
Assignment 1.
FINITE STATE MACHINES.
ANALYSIS OF SEQUENTIAL CIRCUIT LOGIC DIAGRAM
ECE 352 Digital System Fundamentals
Announcements Assignment 7 due now or tommorrow Assignment 8 posted
Presentation transcript:

1 EE365 Sequential-circuit design Sequential-circuit synthesis

2 State-machine design and synthesis The creative part, like writing a program Turning the crank, like a compiler does

3 A Design example (from text) Design a machine inputs A and B with output Z that is 1 if: –A had the same value at the two previous ticks –B has been 1 since the last time the above was true

4 State Assignment Can minimize number of states (see text), but hardly anyone bothers anymore. Need to assign state-variable combinations to states. –Minimum number of variables for n states is  log 2 n  –Using more than minimum number may be advantageous in some situations, e.g., one variable per state (“one-hot”) (see text). –Example -- 4 states, 2 state variables (Q1,Q2): A ==> 00 B ==> 01 C ==> 10 D ==> 11 Up to this point is “art”, the rest is just “turning the crank.”

5 State assignment contd. There are 6,720 different state assignments of 5 states to 3 variables. –And there are even more using 4 or more variables Here are a few “obvious” or “interesting” ones:

6 Transition equations; circuit Transition table specifies each state variable (Q1 , Q2  ) as a combinational logic function of Q1, Q2, X1, X2. –Find a realization of each function by your favorite means -- ad hoc, minimal sum-of-products, etc. Build the circuit.

7 Transition/output table (decomposed assignment) Simple textual substitution With D flip-flops, excitation table is identical to transition table.

8 Develop excitation equations Assume unused states have next-state = 000

9 D=1 D2=Q1 Q3 ´ A ´ + Q3 A + Q2 B D3= A

10