Video Playback Engine Kristin Andrews - Manager Robert LeTellier Chad Blanchard Hamid Hatami Professor Tessier - Team Advisor.

Slides:

Advertisements

Similar presentations

Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns.

Advertisements

 Projector .55” x 2.36” x 4.64”  133 g with battery  16:9 and 4:3 aspect ratio  848 x 480 pixels  Laser Pointers  5 mW output power  532 +/- 10.

Department of Electrical and Computer Engineering He Zhou Hui Zheng William Mai Xiang Guo Advisor: Professor Patrick Kelly ASLLENGE Midway Design review.

 Currently there is no software solution that combines video and animation in to one platform.  Every single change drag changes in all of the environments.

Department of Electrical and Computer Engineering He Zhou Hui Zheng William Mai Xiang Guo Advisor: Professor Patrick Kelly ASLLENGE.

Department of Electrical & Computer Engineering Advisor: Professor Michael Zink Team: Brigit Lyons Fadi Maalouli Tony Panetta Renzo Silva Final Project.

Department of Electrical & Computer Engineering Advisor: Professor Michael Zink Team: Brigit Lyons Fadi Maalouli Tony Panetta Renzo Silva Comprehensive.

Fuel Cell Modeling Team Members: Albert Wong Faculty Advisor: Dr. Blekhman Department of Computer Science and Technology College of Engineering, Computer.

Handheld TFTP Server with USB Andrew Pangborn Michael Nusinov RIT Computer Engineering – CE Design 03/20/2008.

Motion Tracking Recorder 360 (MTR-360) Group #1 Lee Estep Philip Robertson Andy Schiestl Robert Tate.

Motion Tracking Recorder 360 (MTR-360) Group #1 Lee Estep Philip Robertson Andy Schiestl Robert Tate.

PDACS Michelle Berger John Curtin Trey Griffin Aaron King Michael Nordfelt Jeffrey Whitted.

Electrical & Computer Engineering, ECE Faculty Advisor Wayne Burleson Team Members Chinedu Okongwu Andrew Maxwell Awais Kazi Collaborators W. Richards.

Digital Guitar Recorder Team RAD – Michael McGuirk, Nick Herrera, David Wormus, Fesehaye G. Abrhaley.

Company : Pav technologies Technical Advisor : Greg Mayers, Michael Bruggeman, Peretz Dissen. Academic Advisor : Dr. Yuval Elovici Team members :  Ravit.

Electrical and Computer Engineering Minimal Movement Interactive Entertainment Unit Ryan Kelly Michael Lorenzo Ernie Wilson Chase Francis Professor Neal.

Implementation of neuronetwork system on FPGA (characterization presentation) supervisor: Karina Odinaev Vyacheslav Yushin Igor Derzhavets Winter 2007.

Team Lifted: Critical Design Review Andrew Cober Dan Crowe Sujan Gautam Anthony Schubert Ryan Yeash.

DATA ACQUISITION SYSTEM FPGA2 APEX20K200E SAMSUNG MICROCONTROLLER ARM - RISC CORE (50MHZ – 32 BIT, 8 KByte SRAM) BOOT FLASH 512K X 16 PROGRAM MEMORY SDRAM.

Dual-Camera Motion Tracking Recorder (DCMTR) Group #1 Lee Estep Philip Robertson Andy Schiestl Robert Tate.

CROSSBAR LAN TEAM 8 CURTIS PETE D. ERIC ANDERSON DANIEL HYINK JOHN MUFARRIGE.

Electrical and Computer Engineering Irregular Object Dimensioning System Advisor: Professor Neal Anderson Michael Baccari Peter Bian Michael Coughlin Avi.

1 Mid-term Presentation Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.

R&D Design Center. Main activities 1. Alpha-Resources R&D Design Center provides: Embedded software development. Drivers development. Low-level programming.

Final presentation- Part A Avi Urman, Kobi Maltinsky Supervisor: Inna Rivkin Linux on SOPC – Embedded System Implementation.

Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11 Date: Technion – Israel Institute of Technology Faculty of Electrical Engineering High Speed.

Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf

General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.

Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.

Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.

ECE532 Final Project Demo Disparity Map Generation on a FPGA Using Stereoscopic Cameras ECE532 Final Project Demo Team 3 – Alim, Muhammad, Yu Ting.

Introduction Characteristics of USB System Model What needs to be done Platform Issues Conceptual Issues Timeline USB Monitoring 2 nd Update – 7 th February.

1 Project: Scheduling Algorithms Lubomir Bic. 2 Project Description.

Intruder Alert System By: Jordan Tymburski Rachita Bhatia.

Xilinx LogiCore Animation and Connect6 game development on Remote FPGA Student - Stephen Conway Supervisor - Fearghal Morgan Co-Supervisor – Martin Glavin.

Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.

The project’s landing page is an overview of what the project is doing and how. Key information is displayed: such as the location, the development.

CDR- Digital Audio Recorder/Player Brian Cowdrey Mike Ingoldby Gaurav Raje Jeff Swetnam.

Implementation of a Digital Image Correlation Interface for the Mechanical Testing of Materials By: Nigel Ray Advisors: Professor Chasiotis Mohammed Naraghi.

Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.

Performed by: Nadav Haklai Noam Rabinovici Instructor: Mike Sumszyk Spring Semester 2010 המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.

Project D1427: Stand Alone FPGA Programmer Final presentation 6/5/10 Supervisor: Mony Orbach Students: Shimrit Bar Oz Avi Zukerman High Speed Digital Systems.

FLAC Audio Player An ability to decode files stored in the FLAC format. An ability to select files stored on the device. An ability to display visualization.

1 Project: Page Replacement Algorithms Lubomir Bic.

P09311: FPGA Based Multi-Purpose Driver / Data Acquisition System Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Adam Van FleetEEProject Manager/Documentation.

Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,

Proposal: staged delivery of Scheduler and OpSim V1 (2016) meet most of the SRD requirements – Deliver a system that can be extended with an improved scheduler.

Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  An ability to sample analog voltage signal range from -12 V to 12 V via BNC;  An ability to reconstruct.

 Goal ◦ Add the functionality in MiniSIP for a client to be able to stream 2 different videos from 2 different video cameras in a conversation with other.

Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns

USB Interface Used for the DHCAL DIF Inspired from Clement’s code Julie Prast, LAPP18/06/20081.

EE/CS 481 Spring 2008 Project Killdeer Digital Tire Pressure Monitoring System Team John Hirano James Kelly Kevin Young Advisor Dr. Joseph Hoffbeck Industry.

USB host for web camera connection Characterization presentation Presenters: Alexander Shapiro Sergey Alexandrov Supervisor: Mike Sumszyk High Speed Digital.

Introduction to EV3. Many Different Types of Robots Snake Robot.

SEPTEMBER 8, 2015 Computer Hardware 1-1. HARDWARE TERMS CPU — Central Processing Unit RAM — Random-Access Memory  “random-access” means the CPU can read.

I 2 C FOR SENSORS IN THE DOM Nestor Institute Koutsoumpos Vasileios - Nestor Institute 1.

全面推开营业税改征增值税试点政策培训. 什么是营改增？ “营改增”中的“营”指的是营业税，“ 增”指的是增值税。对大多数企业来说，增值税所带来的税负远低于营业税。减税本身就是积极的财政政策。营改增所实现的减税，不仅规模大、范围广，它本质上是一种“结构性减税”，从而构成“结构性改革”攻坚战中的实招。

ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.

DaVinci Overview (features and programming) Kim dong hyouk.

ZCU102 (Xilinx Zynq Ultrascale+

A Streaming FFT on 3GSPS ADC Data using Core Libraries and DIME-C

T3MAPS Firmware Winter 2014.

Vision for Robotic Applications

Team 1: 32 responses Team 2: 55 responses Team 3: 29 responses

Figure 13.1 MIPS Single Clock Cycle Implementation.

Brailleb k Refreshable Braille Display

Serial Data Hub (Proj Dec13-13).

Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang Yang

ADC12J4000 testing with KC705 Oct, 2014.

Presentation transcript:

Video Playback Engine Kristin Andrews - Manager Robert LeTellier Chad Blanchard Hamid Hatami Professor Tessier - Team Advisor

Objectives To implement a video playback engine Uncompressed video  display onto view stations Implement GUI USB interface to act as a “ hose ” FPGA DDR controller- memory interface Output to view stations

Basic Design USB 

Timeline

Deliverables GUI structured USB Firmware Framework- handshaking, Port selectivity Driver Develop handshaking structure with GUI and FPGA FPGA USB  FIFO  DDR Controller  DDR Memory- (FSM) Algorithm research for video files