Presenter : Chien-Hung Chen Tsung-Cheng Lin Kuan-Fu Kuo 2015/6/19 EICE team.

Slides:



Advertisements
Similar presentations
February 28 – March 3, 2011 Stepwise Refinement and Reuse: The Key to ESL Ashok B. Mehta Senior Manager (DTP/SJDMP) TSMC Technology, Inc. Mark Glasser.
Advertisements

REAL-TIME COMMUNICATION ANALYSIS FOR NOCS WITH WORMHOLE SWITCHING Presented by Sina Gholamian, 1 09/11/2011.
Feng-Xiang Huang 2015/5/4 International Symposium Quality Electronic Design (ISQED), th M. H Neishaburi, Zeljko Zilic, McGill University, Quebec.
Reporter:PCLee With a significant increase in the design complexity of cores and associated communication among them, post-silicon validation.
Hardwired networks on chip for FPGAs and their applications
Feng-Xiang Huang MCORE Architecture implements Real-Time Debug Port based on Nexus Consortium Specification David Ruimy Gonzales Senior Member of Technical.
Presenter : Chien-Hung Chen Tsung-Cheng Lin Kuan-Fu Kuo EICE team Open On-Chip Debugger Ch6. Design and Architecture.
Hyunbean Yi, Sungju Park, and Sandip Kundu, Fellow, IEEE IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I : REGULAR PAPERS, VOL. 57, NO. 7, JULY 2010 Reporter:
Feng-Xiang Huang A Low-Cost SOC Debug Platform Based on On-Chip Test Architectures.
Network-on-Chip Network Adapter and Network Issues System-on-Chip Group, CSE-IMM, DTU.
Presenter : Shau-Jay Hou Tsung-Cheng Lin Kuan-Fu Kuo 2015/6/12 EICE team TraceDo: An On-Chip Trace System for Real-Time Debug and Optimization in Multiprocessor.
Network-on-Chip An Overview System-on-Chip Group, CSE-IMM, DTU.
Presenter : Yeh Chi-Tsai System-on-chip validation using UML and CWL Qiang Zhu 1, Ryosuke Oish 1, Takashi Hasegawa 2, Tsuneo Nakata 1 1 Fujitsu Laboratories.
Presenter : Shih-Tung Huang Tsung-Cheng Lin Kuan-Fu Kuo 2015/6/15 EICE team Model-Level Debugging of Embedded Real-Time Systems Wolfgang Haberl, Markus.
1 Multi-Core Debug Platform for NoC-Based Systems Shan Tang and Qiang Xu EDA&Testing Laboratory.
1 © 2003, Cisco Systems, Inc. All rights reserved. Documenting Baselining & Troubleshooting Halmstad University Olga Torstensson
Introduction to Computer Engineering by Richard E. Haskell 8086 Tutor Monitor Module M14.3 Section 9.3 Appendix B.
Formalizing the ARTS MPSoC Model in UPPAAL Jan Madsen Embedded Systems Engineering Group Informatics and Mathematical Modeling Technical University of.
Network-on-Chip Examples System-on-Chip Group, CSE-IMM, DTU.
Modern trends in computer architecture and semiconductor scaling are leading towards the design of chips with more and more processor cores. Highly concurrent.
Presenter : Shih-Tung Huang Tsung-Cheng Lin Kuan-Fu Kuo 2015/6/26 EICE team dIP: A Non-Intrusive Debugging IP for Dynamic Data Race Detection in Many-core.
ARTIST2 Network of Excellence on Embedded Systems Design cluster meeting –Bologna, May 22 nd, 2006 System Modelling Infrastructure Activity leader : Jan.
Feng-Xiang Huang A Design-for-Debug (DfD) for NoC-based SoC Debugging via NoC Hyunbean Yi 1, Sungju Park 2, and Sandip Kundu 1 1 Department of Electrical.
Network-on-Chip: Communication Synthesis Department of Computer Science Texas A&M University.
Lecture 15 Summary Wireless Networks and Mobile Systems.
Presenter : Shao-Cheih Hou Sight count : 11 ASPDAC ‘08.
Presenter : Ching-Hua Huang 2012/11/3 Implementation and Prototyping of a Complex Multi-Project System-on-a-Chip Chun-Ming Huang, Chien-Ming Wu, Chih-Chyau.
Role of Standards in TLM driven D&V Methodology
Yao Wang, Yu Wang, Jiang Xu, Huazhong Yang EE. Dept, TNList, Tsinghua University, Beijing, China Computing System Lab, Dept. of ECE Hong Kong University.
Inter-process Communication and Coordination Chaitanya Sambhara CSC 8320 Advanced Operating Systems.
Reporter: PCLee. Assertions in silicon help post-silicon debug by providing observability of internal properties within a system which are.
ECE-777 System Level Design and Automation Introduction 1 Cristinel Ababei Electrical and Computer Department, North Dakota State University Spring 2012.
Interdisciplinary Education on Smart Grids: Lessons, Challenges, and Opportunities Visvakumar Aravinthan and Vinod Namboodiri Department of Electrical.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Fault-tolerant Multicore System on Network-on-Chip Presenter: Parhelia.
Design, Synthesis and Test of Network on Chips
NetSLab Based Remote Hybrid Testing in A Hierarchical Network Environment Yu-rong Guo 1, Yan Xiao 2 and Qing Hu 3 Fourth NEES Annual Meeting Washington.
NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY VIRTUAL INSTRUMENTATION BIBHU SANTOSH ROUT EI [1] VIRTUAL INSTRUMENTATION by Bibhu Santosh Rout Roll.

1 Integration Verification: Re-Create or Re-Use? Nick Gatherer Trident Digital Systems.
Research Activities and Vision at IIT Kharagpur on Embedded Electronic Systems presented by S. Mukhopadhyay, Electrical Engineering, I.I.T. Kharagpur.
Ob-Chip Networks and Testing1 On-Chip Networks and Testing-II.
Tallinn University of Technology Founded as engineering college in 1918, TTU acquired university status in TTU has about 9000 students and 1209 employees,
KTH/LECS/ Li-Rong Zheng1 Course Number 2B1457 Special Topics in System-on-Chip (4CU/6ECTS) Networks-on-a-Chip Course Number for Graduate Students (2B5476)
EDA Standards – The SPIRIT View Gary Delp VP and Technical Director SPIRIT.
Architectural and Physical Design Optimization for Efficient Intra-Tile Communication Liza Rodriguez Aurelio Morales EEL Embedded Systems Dept.
1 Design of Embedded Home Network Gateway for CEBus Based on ARM Binbin Ni, Mingguang Wu, Yanpeng Liu 2006 IEEE International Conference on Industrial.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Under-project Meeting Network-on-Chip Group 2007/3/07 TA: 林書彥 黃群翔.
Introduction Infrastructure for pervasive computing has many challenges: 1)pervasive computing is a large aspect which includes hardware side (mobile phones,portable.
Introduction to Sockets “A socket is one endpoint of a two-way communication link between two programs running on the network. A socket is bound to a port.
Veronica Eyo Sharvari Joshi. System on chip Overview Transition from Ad hoc System On Chip design to Platform based design Partitioning the communication.
2006 Chapter-1 L1: "Embedded Systems - Architecture, Programming and Design", Raj Kamal, Publs.: McGraw-Hill, Inc. 1 Introduction to Embedded Systems.
Test Architecture Design and Optimization for Three- Dimensional SoCs Li Jiang, Lin Huang and Qiang Xu CUhk Reliable Computing Laboratry Department of.
GreenBus Extensions for System-On-Chip Exploration.
EL 402Spring Ilker Hamzaoglu1 EL402 VLSI System Design II Spring 2009 Instructor: Ilker Hamzaoglu MDBF 1037 Teaching Assistant:
Annual Report of IEEE SSCS Shanghai Chapter Oct – Oct Ting-Ao Tang Chair of SSCS Shanghai Chapter Fudan University Nov. 5, 2008.
Improving NoC-based Testing Through Compression Schemes Érika Cota 1 Julien Dalmasso 2 Marie-Lise Flottes 2 Bruno Rouzeyre 2 WNOC
SOC Virtual Prototyping: An Approach towards fast System- On-Chip Solution Date – 09 th April 2012 Mamta CHALANA Tech Leader ST Microelectronics Pvt. Ltd,
1 Presenter: Min Yu,Lo 2015/12/21 Kumar, S.; Jantsch, A.; Soininen, J.-P.; Forsell, M.; Millberg, M.; Oberg, J.; Tiensyrja, K.; Hemani, A. VLSI, 2002.
18-1 Summary (Day 2) Learning Summary – What is JXTA ? – Understand the fundamental concepts of JXTA – Learn about the various implementations of.
Presenter : Shao-Chieh Hou 2012/8/27 Second ACM/IEEE International Symposium on Networks-on-Chip IEEE computer society.
Teaching The Principles Of System Design, Platform Development and Hardware Acceleration Tim Kranich
Time-Space Trust in Networks Shunan Ma, Jingsha He and Yuqiang Zhang 1 College of Computer Science and Technology 2 School of Software Engineering.
Multi-objective Topology Synthesis and FPGA Prototyping Framework of Application Specific Network-on-Chip m Akram Ben Ahmed Xinyu LI, Omar Hammami.
On-Chip Logic Minimization Roman Lysecky & Frank Vahid* Department of Computer Science and Engineering University of California, Riverside *Also with the.
Onchip Interconnect Exploration for Multicore Processors Utilizing FPGAs Graham Schelle and Dirk Grunwald University of Colorado at Boulder.
ISCUG Keynote May 2008 Acknowledgements to the TI-Nokia ESL forum (held Jan 2007) and to James Aldis, TI and OSCI TLM WG Chair 1 SystemC: Untapped Value.
Research Interests  NOCs – Networks-on-Chip  Embedded Real-Time Software  Real-Time Embedded Operating Systems (RTOS)  System Level Modeling and Synthesis.
Techniques, Tools, and Research Issues
Instructor: Dr. Phillip Jones
CSC4005 – Distributed and Parallel Computing
Presentation transcript:

Presenter : Chien-Hung Chen Tsung-Cheng Lin Kuan-Fu Kuo 2015/6/19 EICE team

Communication-centric Debug of Multi-Core System-on-Chip (Technical Speech 5/1)  Bart Vermeulen (NXP Semiconductors)  NCKU and IEEE CASS Tainan Section Technical Speech  Related Topic & paper about NoC Introduction OCP-IP Debug socket for 3DG Team(5/14)  Standard Debug Interface Socket Requirements for OCD-Compliant SoC (Whitepaper) Report Paper on Lab. Seminar (5/15)  A High-Level Debug Environment for Communication-Centric Debug Debug Team Reading  SystemVerilog for Verification(Book) 。 Ch6. Randomization (Ongoing)  Open On-Chip Debugger Specification and Operation 。 Ch22. TCL (Tool Command Language) (Ongoing) 2

Synopsys DesignWare VIP (Verification IP) for SystemVerilog language  Verification Models for the Protocol AXI interconnect OCP-IP White Paper  OCP TLM(Transaction Level Modeling) Methodology  SystemC based SoC Communication Modeling for the OCP Protocol 3

Communication-Centric Debug  Bart Vermeulen 1, Kees Goossens 1,2 1.NXP Semiconductors Research, The Netherlands 2.Computer Engineering, Delft University of Technology ( Transaction-Based Debug  Xiao Liu, Shan Tang, Qiang Xu 。 The Chinese University of Hong Kong ( 4

Processor-centric debug  Focus debug on control of the IP (Computation) 2007/09/03 Embedded System Laboratory 5  Communication-centric debug  Focus debug on the interactions between IPs through control of the interconnect (communication) [1] K. Goossens, B. Vermeulen, R. van Steeden, and M. Bennebroek, “Transaction-based communication-centric debug,” in Proc. Int'l Symposium on Networks on Chip (NOCS). Washington, DC, USA: IEEE Computer Society, May 2007, pp. 95–106.

DfD Infrastructure for Communication Debug  TPRs are controlled by DCI  Down/Upload functional state using DDI  EDI(Event distribution interconnect) 6

Debug Platform for NoC-based Systems  C Port: Communication Port  D Port: Debug Port  T Port: Trace Port  MSA: Monitor Service Access 7