L1 Meeting 11/4/2004 – Mario Camuyrano BLS-to-ADF Transition System 230 ns 100 mV/div 200 ns/div Existing and proposed calorimeter trigger rack layouts.

Slides:



Advertisements
Similar presentations
MM Player Supervised by: Dr. Luai Malhis. Prepared by: Mustafa Assaf & Mahmoud Musa.
Advertisements

RAD Engineering BLM VME J2 Backplane Printed Circuit Board Backplane Crosstalk Comparison January 25, 2005.
1 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION SATA&SAS ReDriver Application Guide FAE Training Lingsan Quan Application.
8th February 2011Electronics for Commissioning1 Signal characteristics. Readout & electronics overview. Plan.
Power supply cable Charge injection 3 channels readout (external cables to the scope) 3 channels readout (internal cables) Set up for reading two cards.
1Daya Bay RPC HV FDR 6/17/2008 RPC HV cable pick-up noise issue C. Lu, Princeton University (6/17/2008)
Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
Run IIb L1CAL TCC Philippe Laurens MSU 9-Feb-2006.
CMS WeekDec 2002E. Hazen HF Electronics Status Report E. Hazen, J. Rohlf, E. Machado Boston University.
Active Roof Repair Aids1 AR1FS Debugging Guide Critical Components Mitch Newcomer Feb 2005 **Note that this is a work in progress and will be updated from.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
USC 55 Layout w/Rack Wizard View from the front of the racks, crate arrangement is necessary for sharing of e/  data on cables. To GCT Spare Rack.
© ABB Group July 3, 2015 | Slide 1 IRC5C second generation Overview Product Management, ABB Robotics, October 2014.
E. Hazen, Boston University BU Meeting, Apr. 6, 2001 Front-end Readout of the CMS Hadronic Forward Calorimeter (HF) Conceptual Design (Summary) by Eric.
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
R. Ball September 27 th  Criteria Re-use existing readout systems where possible High density Build inexpensive adapters to existing systems Save.
TF Joint Voltage Drop Instrumentation Robert Marsala (609) Hans Schneider (609) Engineering Operations August 7, 2003 TF_JOINT_Final_Design_Review.ppt.
ATF2 Q-BPM System 19 Dec Fifth ATF2 Project Meeting J. May, D. McCormick, T. Smith (SLAC) S. Boogert (RH) B. Meller (Cornell) Y. Honda (KEK)
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Team Members: Ruichen Zhao Xhoua Lor Jen-Yuan Hsiao John Marion.
Kris Blair Nathan Edwards Jonathan Lindsay Daniel Moberly Jacob Rosenthal CUbiC Advisors: Sreekar Krishna and Troy McDaniel Wireless Haptic Belt Preliminary.
Modelling of TPM noise problems Greg, following discussions and measurements with David and Senerath.
F.F. - 18/07/ User Guide of the Input Trigger Multiplexer unit with input signal rate counters.
October 13, 2009 Mark Kozlovsky1 Final Production Revision DECam Heater Controller System.
PXL Rack Layout Draft Leo Greiner January 2, 2013 DateCommentsPersonVersionApproved 01/02/2013Initial versionLG1.0LG 01/09/2013 add additional PS in WAH.
1 Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002.
Readout electronics for the MUV detectors R. Fantechi 28/3/2012.
Anatoli Konoplyannikov Design and integration of HV, LED monitoring and calibration system for HCAL Overview of the subsystems design High voltage.
Figure 1: ICD Single Channel Block Diagram Schematic PMT High Voltage Supply (see Figure 4 & 4a) LED Pulser PMT Calibration (see Figure 6) ICD Scintillator.
Installation and Commissioning Planning Leslie Camilleri Calorimeter Commissioning Meeting 5 th September 2006.
25 October Run IIb Director’s ReviewAlan L. Stone - Univ. of Illinois - Chicago1 Run IIb L1 CAL Installation Constraints Transition System Cabling.
Tariq J. Solaija, NCP Forward RPC EDR, Tariq Solaija Forward RPC EDR The Standard RPC for low  regions Tariq J. Solaija National Centre for.
March 12, 2006R. Abrams LCWS06 Bangalore1 ILC Prototype Muon Scintillation Counter Tests Robert Abrams Indiana University.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
HV-Splitter for RENO Project S. Stepanyan, 김우영 경북대학교 Y.Kim Sejong University May-2008.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
SL1Calo Input Signal-Handling Requirements Joint Calorimeter – L1 Trigger Workshop November 2008 Norman Gee.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Beam Line BPM Filter Module Nathan Eddy May 31, 2005.
SPD cabling issues I.Cable status II.Cabling inside VFE box III.Cable through chains (Gael) IV.Data spare cables V.Control bundles VI.Information for cabling.
28 June 2004ATLAS Pixel/SCT TIM FDR/PRR1 TIM tests with ROD Crate John Hill.
CSC Muon Sorter M. Matveev Rice University January 7, 2003.
1 L1CAL for DAQ Shifter By Selcuk Cihangir 3/20/2007 Representing L1CAL group (slides from many people)
New L2cal hardware and CPU timing Laura Sartori. - System overview - Hardware Configuration: a set of Pulsar boards receives, preprocess and merges the.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
Plans to Test HBD Prototype in Run 6 Craig Woody BNL DC Meeting March 8, 2006.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
05/12/2014 Gerrit Jan Focker, BE/BI/PM 1 PSB-Injection H - and H 0 Dump detectors and Stripping Foil current measurement.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
Tao Tang, Craig Burkhart
Mauro Citterio Milano, PP2/Services - an update - Mauro Citterio INFN Milano Type II cables  Layout in progress  Duplication of VVDC wires.
E.Guschin (INR,Moscow) 12 February 2008PS/SPD commissioning meeting CERN PS/SPD LED monitoring system status Done: All final cabling, except rearrangement.
21 November 2003Jacques Lefrancois1 HOSTING ELECTRONICS AND CONNECTIVITY Role of calorimeter system: Level 0 trigger +  reconstruction +e/  id. Level.
PID meeting SNATS to SCATS New front end design
Calorimeter Mu2e Development electronics Front-end Review
ECAL Front-end development
SCT/Pixel Draft Rack Layout rcj
Electrical System P09045: Membrane Characterization Test Stand
Front End Driver (FED) Crates and Racks +Tracker PSU racks
RPC Electronics Overall system diagram Current status At detector
Digitally subtracted pulse between
TOF & BB FEE Safety Review
1.5.4 The High-Voltage Power Supply : The high-voltage power supply (HVPS) provides a positive or negative voltage necessary for.
Presentation transcript:

L1 Meeting 11/4/2004 – Mario Camuyrano BLS-to-ADF Transition System 230 ns 100 mV/div 200 ns/div Existing and proposed calorimeter trigger rack layouts. The color code shows how the calorimeter trigger inputs will be reassigned from the existing trigger crates to the new ADF crates.

L1 Meeting 11/4/2004 – Mario Camuyrano Patch Panel Design made by John Foglesong Paddle Card 2 Pleated Foil Cables input from the Patch Panel Card ERNI connector output to the ADF backplane Patch Panel Card (2 per Patch Panel) 16 BLS inputs 2 Pleated Foil Cables output to the Paddle Card) 3M Pleated Foil Cables

L1 Meeting 11/4/2004 – Mario Camuyrano Current BLS Cables Layout How the BLS cables are set. 6.5‘‘ Rack Door We decided to do not move the cables

L1 Meeting 11/4/2004 – Mario Camuyrano PPC layout Design Patch Panel Card shift 4’’ out to the rack to keep the cables coming from the front. Front Rack PFC BLS Side view Front view by John Foglesong

L1 Meeting 11/4/2004 – Mario Camuyrano BLS Cables layout We are looked for the best Patch Panel location considering we need enough space to feet the ADF crates on racks M104 M106 M109 M111 and also TAB/GAB on crate M107 and Control on rack M108. We estimate around 17U

L1 Meeting 11/4/2004 – Mario Camuyrano Mock-up We reproduce the current BLS cable layout for 128 BLS cables to test the design and to optimize the procedure to connect the cables

L1 Meeting 11/4/2004 – Mario Camuyrano Mock-up 32 BLS cables rearranged For the bottom Patch Panel Crate.

L1 Meeting 11/4/2004 – Mario Camuyrano Signal and Impedance Matching Tests A pulse was sent trough a BLS spare cable + Patch Panel Card + Pleated Foil Cable + Paddle Card. BLS Cable Zo ~ 80 Ω 3M Pleated Foil Cable Zo ~ 72 Ω R1 = /- 0.3 Ω R2 = 0 R3 = /- 0.3 Ω

L1 Meeting 11/4/2004 – Mario Camuyrano Signal test 3M PFC Patch Panel Card + Paddle Card R2 Today R2 = 0 R3 = 500 Ohm Pick-Off pins

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test Connections: BLS Cable, Patch Panel Card, Pleated Foil Cable, Paddle Card

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test Connections:

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test Input of the BLS cables bare signal Input 694 +/- 2 mV 50.0 ns 2.0 µs

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test BLS Cable: Signal BLS Cable R1R2 R1 = /- 0.3 Ω R2 = /- 0.3 Ω To match the signal generator 50 Ω then BLS DC Resistance ~ 13 Ω

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R1 = /- 0.3 Ω R2 = 7.4 +/- 0.3 Ω R3 = 106 +/- 1 ΩR3 = 51 +/- 1 Ω R3 = /- 0.3 Ω

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R1 = /- 0.3 Ω R3 = /- 0.3 Ω R2 = 0 Ω

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R2 = 0 Attenuation:

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R2 = 0 Attenuation:

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R2 = 0

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R2 = 0

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R2 = 0

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R1 = /- 0.3 Ω R3 = /- 0.3 Ω R2 = 5.0 +/- 0.3 Ω

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R2 = 5.0 +/- 0.3 Ω Attenuation

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R2 = 5.0 +/- 0.3 Ω Attenuation

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R2 = 5.0 +/- 0.3 Ω

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R2 = 5.0 +/- 0.3 Ω

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R2 = 5.0 +/- 0.3 Ω

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R1 = /- 0.3 Ω R2 = 7.4 +/- 0.3 Ω

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R2 = 7.4 +/- 0.3 Ω Attenuation

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R2 = 7.4 +/- 0.3 Ω Attenuation

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R2 = 7.4 +/- 0.3 Ω

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R2 = 7.4 +/- 0.3 Ω

L1 Meeting 11/4/2004 – Mario Camuyrano Signal Test R2 = 7.4 +/- 0.3 Ω

L1 Meeting 11/4/2004 – Mario Camuyrano Summary Mock-up The cable flow worked. A procedure to handle the cables is being writing down. Signal integrity coming out of the Patch Panel There is a small difference on the impedance of the Pleated Foil Cable and the BLS Cable (order of magnitude 10 Ω) If we add a resistance of this value in the Patch Panel the output decrease ~10% but it gets a little bit “cleaner”.

L1 Meeting 11/4/2004 – Mario Camuyrano