FPIX2 Project Zhou & JC. Using the Default Firmware 4 Connector (A,B,C,D) on the PMC board A & B SAMTEC Connector in the firmware Only A connector on.

Slides:



Advertisements
Similar presentations
Service Board Production Test Rafael Nobrega LHCb Roma1.
Advertisements

CHAPTER 4 I/O PORT PROGRAMMING. I/O Port Pins The four 8-bit I/O ports P0, P1, P2 and P3 each uses 8 pins All the ports upon RESET are configured as input,
Blackfin BF533 EZ-KIT Control The O in I/O Activating a FLASH memory “output line” Part 2.
FPGAs and IRRADIATED FPGAs for the LHCb UPGRADE Bin Gui, Ray Mountain.
Real-Time Systems Design JTAG – testing and programming.
FPIX2 Readout System Troubleshooting. DAQ Configuration chip ID=‘10’ (default) Vth0= (All threshold and bias set by DAQ) Vddd=2.5 v Vdda=2.3 v Vref.
Getting the O in I/O to work on a typical microcontroller Ideas of how to send output signals to the radio controlled car. The theory behind the LED controller.
Getting the O in I/O to work on a typical microcontroller Activating a FLASH memory “output line” Part 1 Main part of Laboratory 1 Also needed for “voice.
Blackfin BF533 EZ-KIT Control The O in I/O
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Senior Design I Lecture 10 - Data Communications.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
PS2 Keyboard Interface Using Spartan-3 Starter Kit Board
RM2F Input / Output (I/O) Pin grouping code!. I/O Pin Group Operations: The Spin language has provisions for assigning values to groups of bits in the.
PP2 Status F. Bellina. Problem solved.. Problem with inhibit and reading temperature and many crazy behavior Solved with a new FPGA firmware: the hardware.
1 EKT 225 MICROCONTROLLER I CHAPTER 3 I/O PORT PROGRAMMING.
Device Interface Board for Wireless LAN Testing Team May Client ECpE Department Faculty Advisor Dr. Weber Team Members Matthew Dahms – EE Justine.
Port Mapped I/O.
Interrupts and DMA CSCI The Role of the Operating System in Performing I/O Two main jobs of a computer are: –Processing –Performing I/O manage and.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
GBT Interface Card for a Linux Computer Carson Teale 1.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
The MINER A Operations Report All Experimenters Meeting Howard Budd, University of Rochester Aug 5, 2013.
BUS IN MICROPROCESSOR. Topics to discuss Bus Interface ISA VESA local PCI Plug and Play.
27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.
Saverio MINUTOLITOTEM Trigger Meeting 12 January ~6k wires VFAT2 CSC T1 ARM 1 8 x ~6k wires VFAT2 CSC T1 ARM 1 8 x2 1 x2x15 30 T1 TRG_TOTFED.
UCLA Group Meeting May 01, 2014 Andrew Peck Shayan Rastegari 1 Updates from Lab Andrew Peck & Shayan Rastegari May 01, 2014.
1 MICE Tracker Readout Update, Preparation for Cosmic Ray Tests Cosmic Ray Tests at RAL AFE-IIt Firmware Development VLSB Firmware Development Summary.
TTCrx Issues M.Matveev Rice University December 17, 2009.
Fabric System Architecture Design: two distinct board designs; replicate and connect –modularity allows us to build any configuration of size 2 n Board.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
Optical Readout and Control Interface for the BTeV Pixel Vertex Detector Optical interface for the PCI board –1.06 Gbps optical link receiver –Protocol.
Nevis FVTX Update Dave Winter FVTX Silicon Meeting 13 July 2006.
PROGRESS ON ENERGY SUM ELECTRONIC BOARD. VXS Backplane Energy Sum 18 fADC VME64 High Speed Serial VME64 16 CH Detector Signals Crate Sum to Trigger Energy.
Tests of the Fully Loaded CSC Track Finder Backplane M.Matveev S.-J. Lee Rice University Alex Madorsky University of Florida 2 May 2005.
December 14, 2006Anuj K. Purwar1 Design proposal for Read Out Card (ROC) Anuj K. Purwar December 14, 2006 Nevis Meeting.
Mathias Reinecke CALICE week Manchester DIF development – Status and Common Approach Mathias Reinecke for the CALICE DAQ and Front-End developers.
PS/2 Mouse/Keyboard Port
Maurice Goodrick, Bart Hommels EUDET Annual Meeting, Ecole Polytechnique, Paris EUDET DAQ and DIF DAQ overview DIF requirements and functionality.
BTeV in PHENIX: Pixel Readout Chip Basics David Christian Fermilab December 5, 2005.
1 Calorimeter electronics Upgrade Outcome of the meeting that took place at LAL on March 9th, 2009 Calorimeter Upgrade Meeting Barcelona March 10th-11st,
CDMA (from Tanenbaum, Computer Networks p. 137)
1 Test Setups for the FE-I4 Integrated Circuit Stewart Koppell 8/1/2010.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
3/22 How a Bus Works. Roll Call Lecture: –general traces addresses sizes types –How a PCI bus works.
Trigger Tests Patrick Robbe, LAL Orsay, 8 Feb 2012.
Peter W Phillips Ashley Greenall Matt Warren Bruce Gallop 08/02/2013.
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
Optimization of the Data Acquisition Software (PxSuite DAQ) for the Silicon Strip Telescope at FTBF Clifford Denis SIST Intern, Fermilab Ramapo College.
TAB-To-L3(Tape) ● At the L1Cal2b sidewalk test stand we have a setup to transmit the data coming from detector to tape using the new system. ● We installed.
Report on the progress of the 40MHz SEU Test System based on DE2 Board 20 Jan in CPPM Zhao Lei.
Firmware development for the AM Board
Results with the RPC system of OPERA and perspectives
The Data Handling Hybrid
IAPP - FTK workshop – Pisa march, 2013
CALICE DAQ Developments
ABC130: DAQ Hardware Status Matt Warren et al. Valencia 3 Feb 2014
Function Generator Remote Control
Iwaki System Readout Board User’s Guide
Testing and Configuration for VMM1 on the mini-MMFE
Status of the DHCAL DIF Detector InterFace Board
SEABAS/EUTelescope Integration Idea
הודעות ריענון מהיר והרחבות כתיבה לקובץ Low-Level דגימת אות Low-Level
AT28C17 EEPROM By: Ethan Peterson.
NA61 - Single Computer DAQ !
Programmable Peripheral Interface
Hardware Source: ttp:// under
The DHCAL for the m2 and m3 prototype
CHAPTER 4 I/O PORT PROGRAMMING.
The QUIET ADC Implementation
Presentation transcript:

FPIX2 Project Zhou & JC

Using the Default Firmware 4 Connector (A,B,C,D) on the PMC board A & B SAMTEC Connector in the firmware Only A connector on the PMC board could be used (talking to FPGA), this is set by detector type So we change the I/O pins of the cable connecting A connector and SAMTEC A

Modify DAQ code DAQ send command the change Vth0 C 5 C 4 C 3 C 2 C 1 R 5 R 4 R 3 R 2 R 1 I 3 I 2 I 1 Shift Control BCO Shift In Chip IDRegister #Instruction 1 Code Write (followed by 2, 8, or 2816 bits of data) 001 Set (all bits in register = 1) 010 Read100 Reset (all bits in register = 0) 101 Default (set register to default value) 110

We can observe the waveform of shift_in and shift_ctrl using oscilloscope. PMC FPGA FPIX shift_in shift_ctrl shift_out

Conclusion Either FPIX is not responding or DAQ could not find the correct FPIX (chip address is set to BROADCAST=10) JC suspected the amplitude of signal sent to FPIX is too small