Digital Circuit Simulations Deborah Barnett, Tidehaven High School Tidehaven ISD Dr. Peng Li, Assistant Professor (faculty mentor) Department of Electrical.

Slides:



Advertisements
Similar presentations
DAT2343 Basic Logic Gates © Alan T. Pinck / Algonquin College; 2003.
Advertisements

COMP541 Transistors and all that… a brief overview
Introduction Digital Electronics Logic Gates De Morgan’s Theorem
IEEE’s Hands on Practical Electronics (HOPE) Lesson 9: CMOS, Digital Logic.
Introduction to Digital Systems By Dr. John Abraham UT-Panam.
From analog to digital circuits A phenomenological overview Bogdan Roman.
Deborah Barnett, Tidehaven High School Tidehaven ISD Dr. Peng Li, Assistant Professor (faculty mentor) Department of Electrical and Computer Engineering.
S. RossEECS 40 Spring 2003 Lecture 22 Inside the CMOS inverter, no I D current flows through transistors when input is logic 1 or logic 0, because the.
Lecture 11: MOS Transistor
Lecture #26 Gate delays, MOS logic
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
EE 4271 VLSI Design, Fall 2011 CMOS Combinational Gate.
8/19/04ELEC / ELEC / Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and Self-Test Fall 2004 Vishwani.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.
Computer Engineering 222. VLSI Digital System Design Introduction.
Assignment II Integrated Circuits Design Ping-Hsiu Lee Reagan High School, Houston I. S. D. Deborah Barnett Tidehaven High School, Tidehaven I. S. D. Faculty.
Lecture 21 Today we will Revisit the CMOS inverter, concentrating on logic 0 and logic 1 inputs Come up with an easy model for MOS transistors involved.
Lecture #24 Gates to circuits
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 20: Combinational Circuit Design (2/3) Prof. Sherief Reda Division of Engineering,
Chapter 01 An Overview of VLSI
Lecture #25 Timing issues
Assignment IV E 3 Symposium The Implementation of Research Assignment Ping-Hsiu Lee Reagan High School, Houston I. S. D. Deborah Barnett Tidehaven High.
S. Reda VLSI Design Design and Implementation of VLSI Systems (EN1600) lecture09 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.
Chapter 6 – Selected Design Topics Part 1 – The Design Space Logic and Computer Design Fundamentals.
Computer ArchitectureFall 2008 © August 20 th, Introduction to Computer Architecture Lecture 2 – Digital Logic Design.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 5 Dr. Shi Dept. of Electrical and Computer Engineering.
S. RossEECS 40 Spring 2003 Lecture 24 Today we will Review charging of output capacitance (origin of gate delay) Calculate output capacitance Discuss fan-out.
Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 18: Static Combinational Circuit Design (2/2) Prof. Sherief Reda Division.
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
VLSI Lab References I am grateful for the contributions from SEMATECH, the Austin Community College, and MKS Instruments. For further reading, I especially.
Prof. Kavita Bala and Prof. Hakim Weatherspoon CS 3410, Spring 2014 Computer Science Cornell University See: P&H Appendix B.2 and B.3 (Also, see B.0 and.
Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Introduction to VLSI Design l Instructor: Steven P. Levitan l TA:
Lecture 8 Topics –Switch –Transistor –CMOS transistor –Logic gates AND, OR, NOT Universal gates: NAND, NOR XOR.
CSET 4650 Field Programmable Logic Devices
ECE 331 – Digital System Design Transistor Technologies, and Realizing Logic Gates using CMOS Circuits (Lecture #23)
Chapter 4 Gates and Circuits.
EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009
MOS Transistors The gate material of Metal Oxide Semiconductor Field Effect Transistors was original made of metal hence the name. Present day devices’
Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 2 A Circuit Design Example.
VLSI, Lecture 1 A review of microelectronics and an introduction to MOS technology Department of Computer Engineering, Prince of Songkla.
A Class Presentation for VLSI Course by : Fatemeh Refan Based on the work Leakage Power Analysis and Comparison of Deep Submicron Logic Gates Geoff Merrett.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 1 – The.
ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering Georgia Tech.
EE210 Digital Electronics Class Lecture 9 April 08, 2009.
LOGIC GATES. Electronic digital circuits are also called logic circuits because with the proper input, they establish logical manipulation paths. Each.
Introduction to CMOS VLSI Design Lecture 1: Circuits & Layout.
VLSI Design Lecture 5: Logic Gates Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Wayne Wolf’s lecture notes.
 Seattle Pacific University EE Logic System DesignNMOS-CMOS-1 Voltage-controlled Switches In order to build circuits that implement logic, we need.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
An Introduction to VLSI (Very Large Scale Integrated) Circuit Design
CS151 Introduction to Digital Design Chapter 2: Combinational Logic Circuits Lecture 5: Binary Logic and Gates.
Lecture 20 Today we will Look at why our NMOS and PMOS inverters might not be the best inverter designs Introduce the CMOS inverter Analyze how the CMOS.
Solid-State Devices & Circuits
CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.
Introduction to CMOS Transistor and Transistor Fundamental
ECE DIGITAL LOGIC LECTURE 5: BINARY LOGIC AND DIGITAL LOGIC GATES Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2016, 01/28/2016.
Electrical Characteristics of Logic Gates Gate Characteristics Last Mod: January 2008  Paul R. Godin.
1 ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network Prof. Hsien-Hsin Sean Lee School of ECE Georgia Institute of Technology.
CMOS technology and CMOS Logic gate. Transistors in microprocessors.
 A transistor is the basic building block of electronic components.  The average computer may have millions of them within its circuits.  Essentially,
Introduction to CMOS VLSI Design Lecture 0: Introduction.
ELEC 7770 Advanced VLSI Design Spring 2016 Introduction
VLSI System Design Lecture: 1.3 COMS LOGICs
ELEC 7770 Advanced VLSI Design Spring 2014 Introduction
EEL 3705 / 3705L Digital Logic Design
ELEC 7770 Advanced VLSI Design Spring 2012 Introduction
ELEC 7770 Advanced VLSI Design Spring 2010 Introduction
Presentation transcript:

Digital Circuit Simulations Deborah Barnett, Tidehaven High School Tidehaven ISD Dr. Peng Li, Assistant Professor (faculty mentor) Department of Electrical and Computer Engineering Texas A & M University Ping-Hsiu Lee, Reagan High School Houston ISD (research partner)

THE LAB RESEARCH: THREE MAIN THEMES FIRST THEME: design automation of electronic circuits and systems, also commonly referred to as VLSI CAD VLSI means Very Large Scale Integration CAD means Computer Aided Design

…… SECOND THEME: built-in self-test of analog/mixed-signal ICs and tunable circuit design, IC means Integrated Circuit THIRD THEME: parallel methods for large-scale computing problems encountered in integrated circuit design and other computing applications.

Current research topics in the Department of Electrical and Computer Engineering Lab: Parallel VLSI CAD algorithms and their implementation on multicore and distributed platforms

……….and Tunable design/built-in-self- test/CAD for analog/mixed- signal ICs

……and CAD for multicore chip designs and embedded memories

……and Analysis and design of IC power/ground distribution & clock networks

….and Massively parallel GPU (Global Processing Unit) computing for VLSI design and general computing applications

…..and finally, the one we’re involved in….. Statistical circuit design, circuit simulation, interconnect and timing

BACKGROUND on research SPICE Simulation Program for Integrated Circuits Emphasis

SPICE is a powerful general purpose analog circuit simulator that is used to verify circuit designs and to predict the circuit behavior. This is of particular importance for integrated circuits.

SPICE was originally developed at the Electronics Research Laboratory of the University of California, Berkeley (1975).

PSPICE PSpice is a SPICE analog circuit and digital logic simulation software that runs on personal computers. It was developed by MicroSim and is used in electronic design automation.

MORE BACKGROUND TO KNOW FOR RESEARCH analog circuit, electronic circuit that operates with currents and voltages that vary continuously with time and have no abrupt transitions between levels.

And More …. Digital circuits are electronic circuits that take on only a finite number of states. Binary (two-state) digital circuits are the most common.

ANALOG vs DIGITAL Generally speaking, the voltage of analog circuits vary in a continuous manner while when working with digital circuits, we are interested in when the circuit is on or off. In other words, we consider them as a binary circuit.

THE BASIC DIGITAL CIRCUIT The basic digital circuit for our research design consists of a pull-down network and a pull-up network. The input and output of the circuit is binary, 0 or 1. (0 for off and 1 for on)

THE CIRCUIT For the pull-down network (or nMOS) to be active, the output must be 0. For the pull- up network (or pMOS) to be active, the output must be 1. nMOS means negative Metal Oxide Semiconductor pMOS means positive Metal Oxide Semiconductor

Designing a Circuit We need to consider the duality rule for circuit design. The duality rule part 1 : If there is a nMOS on the pull-down, then there will be a pMOS on the pull-up and vice versa.

EXAMPLE of a circuit in action when the input is 0 A in Y out 01 1 (drain) (source) The duality in this system is shown with the pull-down to ground as nMOS and the pull- up to V DD as pMOS

EXAMPLE of a circuit in action when the input is 1 AY 01 10

More on Duality Duality Rule part 2: transistors that appear in series in the pull-down network must appear in parallel in the pull-up network and vice versa.

Duality Design Parallel transistors pMOS Series transistors nMOS

RELEVANCE/ REAL WORLD APPLICATION Computers, calculators, cell phones….. all depend on microchip design to work. We continue to want our technology to work faster and more efficiently. Design is the first step in making it happen.

OVERVIEW OF OUR RESEARCH PROJECT OBJECTIVE Graphically (by hand) design and analyze circuit functionality and performance.

MODELING Model basic CMOS transistor behavior using simple switch models and more sophisticated continuous models. CMOS means Complementary Metal Oxide Semiconductor

DATA INTERPRETATION Verify graphical analysis (our circuit design) and model behavior using the simulation program PSPICE.

SUMMARY The design of the microchip is essential to its use in various technologies. To understand the basic design of the integrated circuits, our research will model simple CMOS transistor behavior using simple switch models and other continuous models. We use PSPICE simulation to verify our hand (graphical) analysis of circuit functionality and performance.

CLASSROOM PROJECT This will be an integrated curriculum project with English 1, IPC and Algebra 1.

CLASSROOM PROJECT The student will investigate the development of the microchip and its uses in modern technology construct an electrical transistor and investigate the physical design of the microchip design simple CMOS transistors use PSPICE to analyze their designs

REFERENCES Lectures, Dr. Peng Li Weste, N. H. E. and Harris, D. (2005) CMOS VSLI Design: A circuits and Systems Perspective. Boston, MA: Pearson, Addison Wesley.

ACKNOWLEDGEMENTS Dr. Peng Li, faculty mentor TAMU E 3 participating faculty National Science Foundation (NSF) Ping-Hsiu Lee, partner