L2 Trigger Connections V4.2 Page 1 of 3February 1, 1999 Jerry Blazey NIU Si Trker Fi-Glink 1. 3Gb/s, 20-bit L2STT (In Design) L1 CFT Cu-AMCC 1.4Gb/s Fi-Glink.

Slides:

Advertisements

Similar presentations

1 Calorimeter Trigger to L1-Board data transmission Umberto Marconi INFN Bologna.

Advertisements

Alice EMCAL meeting, July EMCAL jet trigger status Olivier BOURRION LPSC, Grenoble.

L2 Online Reinhard Schwienhorst DAQ shifters meeting, 03/12/02.

4bit Parallel to Serial Data Stream Converter By Ronne Abat Johnny Liu.

1 (Gerard Visser – US Belle II Electronics Meeting 7/15/2011) Belle-II bKLM Readout System Concepts, &c. W. Jacobs, G. Visser, A. Vossen Indiana University.

CMS/CERN. Nov, 2001HCAL TriDAS1 HCAL Fiber Link Issues Use of CMS Tracker Fiber Links Drew Baden University of Maryland John Elias Fermilab.

L2 Silicon Track Trigger All D0 Meeting 11 January 2002 Ulrich Heintz Boston University.

Looking for effects of PDT state changes on Pedestals (or Pedestal Adjustments) during 14-Jan Feb-2008.

D0 Collaboration Meeting July 2002 L2: The Road Ahead James T. Linnemann MSU D0 Oklahoma Workshop July 9, 2002 Special Thanks to Terry Toole for status.

Michigan State University 6/20/ L2 Status James T. Linnemann Michigan State University DØ Collaboration Meeting April 3, 1998.

1 DØ trigger system 3 levels L1 deadtimeless L1 deadtimeless L2 100  s L2 100  s L3 farm, 50 Hz L3 farm, 50 Hz Brown involvement L2 STT L2 STT L1CTT.

22-s02 27-s02 25-s04 20-s03 20-s06,7 28-s01 20-s04 22-s01 27-s01 20-s05.

Michigan State University 6/28/ L2 I/O Transfer James T. Linnemann Michigan State University Trigger Meeting February 20, 1998.

The Airborne InternetEE-400 Communication Networks1 The Airborne Internet Done By:

Michigan State University 7/12/ The Standard L2 Crate James T. Linnemann Michigan State University FNAL L2 Workshop December 19, 1997.

Bill W. Haynes Slide 1 February 26, 2002 CKM Precision Timing CKM Workshop In San Luis Potosi, Mexico u Common Design for Multiple Timing Applications.

MBT Alpha SFOSLIC SFOCIC Front Ends L1 (SCL) MBT Alpha SLIC Example: Test Stand Shadowing a SLIC Test Stand A.Maciel L2mu NIU Target Shadow MBT/Alpha outputs.

BEACH Conference 2006 Leah Welty Indiana University BEACH /7/06.

Straw electronics Straw Readout Board (SRB). Full SRB - IO Handling 16 covers – Input 16*2 links 400(320eff) Mbits/s Control – TTC – LEMO – VME Output.

Guidelines for displaying, movies and pictures in RD6600 Great Company Great People LG Electronics The following are the requirement for Movies to be played.

Readout electronics for the MUV detectors R. Fantechi 28/3/2012.

PicoTDC Features of the picoTDC (operating at 1280 MHz with 64 delay cells) Focus of the unit on very small time bins, 12ps basic, 3ps interpolation Interpolation.

Global Monitoring Pushpa Bhat Fermilab Shifter Tutorial Feb. 3, 2003.

January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.

Detector Cabling and Patching Rainer Schwemmer

VLVNT Amsterdam 2003 – J. Panman1 DAQ: comparison with an LHC experiment J. Panman CERN VLVNT workshop 7 Oct 2003 Use as example CMS (slides taken from.

Verigy V93000 Service Training NIST Traceable Calibration.

14/6/2000 End Cap Muon Trigger Review at CERN 1 TGC LVL1 Trigger System Link C.Fukunaga/Tokyo Metropolitan University TGC electronics group System link.

1 Network Performance Optimisation and Load Balancing Wulf Thannhaeuser.

Michigan State University 11/26/ Overview of Level 2 James T. Linnemann Michigan State University Level 2 Review Feb 6, 1999.

1 Triggering on Electromagnetic Objects (e  /  ) at L1 & L2 at L1 & L2 Mrinmoy Bhattacharjee Mrinmoy Bhattacharjee SUNY, Stony Brook SUNY, Stony Brook.

The Online Central Tracker of D0

Lecture 25 PC System Architecture PCIe Interconnect

System-On-a-Programmable-Chip (SOPC) Implementation of the Silicon Track Card (STC) Thesis Defense By Arvindh-kumar Lalam Department of Electrical and.

SoLiD/PVDIS DAQ Alexandre Camsonne. DAQ limitations Electronics Data transfer.

B. Hall 17 Aug 2000BTeV Front End Readout & LinksPage 1 BTeV Front End Readout & Links.

Expt. Area meeting – December V. Bobillier1 Cabling installation status.

STS Readout chain – Revisited Readout-ASIC to ROC Interconnect Walter F.J. Müller, GSI, Darmstadt CBM Collaboration Meeting 13 th April 2010.

US CMS DOE/NSF Review, 20 November Trigger - W. Smith1 WBS Trigger Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Status.

Level-1 Data Driver Card (L1DDC) HEP May 2014 Naxos 08/05/2014HEP 2014, NAXOS Panagiotis Gkountoumis National Technical University of Athens.

The DØ Silicon Track Trigger Wendy Taylor IEEE NSS 2000 Lyon, France October 17, 2000  Introduction  Overview of STT  STT Hardware Design u Motherboard.

MALAYSIA Feb 21 –22 February 21.

Electronics Review, May 2001Darin Acosta1 OPTICAL SP 1 Muon Sorter 3  / port card 3  / sector ME1 ME2-ME3 ME4 SR DT TF SP From CSC Port Cards MS MB1.

Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.

H.Evans Tevatron Connection: 24-Jun-05 1 B-Physics at DØ Recent Results & Plans Hal Evans(for the DØ B group)Columbia U. 1.B-Physics & the DØ Detector.

Source Page US:official&tbm=isch&tbnid=Mli6kxZ3HfiCRM:&imgrefurl=

D0 PMG February 15, 2001 PMG Agenda February 15, 2001  Overview (Weerts) u Detector status u Reportable milestones u Summary  Operations Organization.

L2 CAL Status Vadim Rusu For the magnificent L2CAL team.

L2 Silicon Track Trigger D0 Trigger Workshop 22 April 2002 Ulrich Heintz Boston University.

D0 PMG, 07Jun05 1 D. Wood, Trigger Upgrade Status Trigger Upgrade Status  The DØ Trigger Upgrade consists of u Complete replacement of Level 1 calorimeter.

20 April 2002Bill Lee APS 1 The D0 Silicon Track Trigger Bill Lee Florida State University.

W.Van Doninck February 2010 The CMS muon upscope Restore the TDR version of CMS  ME4 CSC’s and RE4 RPC’s on Yoke YE3  When ? During first long shutdown.

Fall 2001ENGR-201 Maximum Power Transfer 1 Maximum Power Transfer If a load resistor R L is connected to a linear circuit, what value of R L results in.

Jitter and BER measurements on the CuOF prototype G. Dellacasa, G. Mazza – INFN Torino CMS Muom Barrel Workshop CERN, February 25th, 2011.

Mu3e Data Acquisition Ideas Dirk Wiedner July /5/20121Dirk Wiedner Mu3e meeting Zurich.

The trigger-less readout for the Mu3e experiment Dirk Wiedner On behalf of the Mu3e collaboration 31 March 20161Dirk Wiedner.

The Data Handling Hybrid Igor Konorov TUM Physics Department E18.

Путешествуй со мной и узнаешь, где я сегодня побывал.

Off-Detector Processing for Phase II Track Trigger Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen,

CSC EMU Muon Port Card (MPC)

CMS EMU TRIGGER ELECTRONICS

February 12 – 19, 2018.

Page 1. Page 2 Page 3 Page 4 Page 5 Page 6 Page 7.

VeLo Analog Line Status

Progress on L1Cal at Nevis

L1FW: towers, tracks, correlations

SVT detector electronics

Preliminary CSC Trigger Results from September Testbeam

RPC Electronics Overall system diagram Current status At detector

Front-end Digitization for fast Imagers.

Presentation transcript:

L2 Trigger Connections V4.2 Page 1 of 3February 1, 1999 Jerry Blazey NIU Si Trker Fi-Glink 1. 3Gb/s, 20-bit L2STT (In Design) L1 CFT Cu-AMCC 1.4Gb/s Fi-Glink 1.3Gb/s 20-bit L2G (MBT) Fi-Cypress 160Mb/s L2CTT (FIC/MBT) Undetermined MUON L2  (SLIC/MBT) Cu-Cyp160 Mb/s L1  Cu-AMCC 1.4Gb/s Cu-Cyp 160Mb/s 2 6 L2PS (FIC/MBT) Fi-Glink 1.3Gb/s 20-bit 2 L1 CAL L2CAL (FIC/MBT) Fi-Glink 1.3 Gb/s 20-bit 4 10 FE Broad ax,2st: 6 ~150 ~280 L1  MGR Cu-Cypress 160 Mb/s CIC ~150 L1 FPS FE Broad

L2 Trigger Connections V4.2 Page 2 of 3 Feb 1, 1999 Jerry Blazey NIU Si Trker L2STT (STC/MBT) L1 CFT L2G (MBT) L2CTT (FIC/MBT) MUON L2  (SLIC/MBT) L1  2 6 L2PS (FIC/MBT) 2 L1 CAL L2CAL (FIC/MBT) 4 10 FE Broad ~280 L1  MGR Key: Ave B/Evt Ave B/Evt Heaviest Loaded Link 1248/208 (max)600/ / / /272 (max) 1632/272 (max) L1 FPS FE Broad 4ax,2st: 6 ~150 CIC ~ /100

L2 Trigger Connections V4.2 Page 3 of 3Feb 1, 1999 Jerry Blazey NIU Notes: 1) CFT FE to Octants Cu Cypress sending 96 bits every 132 ns = 730 Mb/s 2) Muon 16 bits at 53 MHz plus encoding = 1.1 Gb/s 3) CIC serves as a patch panel and connector converter. 4) Tracking encoding is 16 bits per 20 bit frame.