Mealy vs Moore 2 examples of problems where Moore FSM has more than 1 extra state versus Mealy FSM.

Slides:



Advertisements
Similar presentations
COE 202: Digital Logic Design Sequential Circuits Part 2
Advertisements

Lab 2: Finite State Machines CS 3410 Spring 2015.
Introduction to Sequential Circuits
L7 – Derivation of State Graphs and Tables – Moore Machines.
TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.
Minimum Spanning Tree Sarah Brubaker Tuesday 4/22/8.
Digital Logic Design Lecture 27.
Finite State Machine Chapter 10 RTL Hardware Design by P. Chu.
CS 151 Digital Systems Design Lecture 25 State Reduction and Assignment.
DISCUSSION CSE 140L 3 rd November 2010 Vikram Murali.
Give qualifications of instructors: DAP
Spring 2002EECS150 - Lec15-seq2 Page 1 EECS150 - Digital Design Lecture 15 - Sequential Circuits II (Finite State Machines revisited) March 14, 2002 John.
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
Lecture 17 General finite state machine (FSM) design
ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 4 – Part 3 Tom Kaminski & Charles.
IKI c-Synthesis of Sequential Logic Bobby Nazief Semester-I The materials on these slides are adopted from: Prof. Daniel Gajski’s transparency.
EE434 ASIC & Digital Systems
Lecture 18 More Moore/Mealy machines.
ECE 3130 – Digital Electronics and Design Lab 6 State Machines Fall 2012 Allan Guan.
Module : FSM Topic : types of FSM. Two types of FSM The instant of transition from the present to the next can be completely controlled by a clock; additionally,
Vending Machine Using FSM Aalapee Patel Seth Martin.
1 CSE370, Lecture 18 Lecture 20 u Logistics n HW6 due Wednesday n Lab 7 this week (Tuesday exception) n Midterm 2 Friday (covers material up to simple.
Copyright © Curt Hill Finite State Machines The Simplest and Least Capable Automaton.
Digital Logic Design.
Lecture 8 Theory of AUTOMATA
Finite state machines Modelling FSM in VHDL. Types of automata (FSM) A sequential automaton has: –Inputs –States (a finite number of states) –Outputs.
University of Texas at Austin CS310 - Computer Organization Spring 2009 Don Fussell State Machines.
Controllers ENGIN 341 – Advanced Digital Design University of Massachusetts Boston Department of Engineering Dr. Filip Cuckov.
CEC 220 Digital Circuit Design Sequence Detector Design Wednesday, April 01 CEC 220 Digital Circuit Design Slide 1 of 11.
Computing Machinery Chapter 4: Finite State Machines.
University of Texas at Austin CS310 - Computer Organization Spring 2009 Don Fussell State Machines.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
ASM block The state box represents the state in the FSM, and the output in the state box describes the desired output values when the FMS enters this state.
Lecture 22: Finite State Machines with Output. Moore Machine - A Moore machine is a 6-tuple (Q, , , , q 0,  ) where, (1) Q is a finite set of states.
Finite State Machine. Clock Clock cycle Sequential circuit Digital logic systems can be classified as combinational or sequential. – Combinational circuits.
Common Elements in Sequential Design. Lecture 3 topics  Registers and Register Transfer  Shift Registers  Counters Basic Counter Partial sequence counters.
Mealy Machines Finite State Machines with Outputs given on the transitions.
Finite State Machines Mealy machine inputs Outputs next state function
Sequential Networks and Finite State Machines
Introduction to Advanced Digital Design (14 Marks)
IAY 0600 Digital Systems Design
FORMAL LANGUAGES AND AUTOMATA THEORY
Digital Design Lecture 9
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
Sequential Networks and Finite State Machines
Edge-Triggered FF Operation
Hakim Weatherspoon CS 3410 Computer Science Cornell University
ECE 3130 – Digital Electronics and Design
CSE322 Mealy and Moore Machine
OBJECTIVES OF MINI PROJECT
Instructor: Alexander Stoytchev
KS4 Electricity – Electronic systems
IAS 0600 Digital Systems Design
-.&- ·Af& Q 0 "i'/
SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.
Instructor: Alexander Stoytchev
L7s Multiple Output example
Mathematical Trickery
Lecture 20 Logistics Last lecture Today HW6 due Wednesday
Recap lecture 19 NFA corresponding to Closure of FA, Examples, Memory required to recognize a language, Example, Distinguishing one string from another,
Instructor: Alexander Stoytchev
Lecture 22 Logistics Last lecture Today HW7 is due on Friday
Finite state machines Modelling FSM in VHDL.
Lecture 22 Logistics Last lecture Today HW7 is due on Friday
What is Productivity ? High production? Input vs. Output Profits?
A x A+ Y 1 A B C A+ B+ C+ TA TB Tc 1.
SYEN 3330 Digital Systems Chapter 2 – Part 1 SYEN 3330 Digital Systems.
Lecture 4: Finite State Machines
Presentation transcript:

Mealy vs Moore 2 examples of problems where Moore FSM has more than 1 extra state versus Mealy FSM

Problem Σ o = {t, f} Σ I ={0, 1} Outputs t  at least 2 last input digits are same

Solutions One can see that Mealy implementation needs only 3 states, while Moore implementation needs 2 more almost duplicated states just in order to the output value t there (filled in green).

Mealy 0 1 S 0/f 0/t 0/f 1/f 1/t

Moore 0/f 1/f S/f /t 1 11/t

One More Problem Σ o = {t, f} Σ I ={a, b, c} Outputs t  the last 3 input symbols were either ‘abc’ or ‘cba’

Solutions One can see that Mealy implementation needs only 5 states, while Moore implementation needs 2 more almost duplicated states just in order to the output value t there (filled in green).

Mealy O B’ C A B” b/f c/t b/f a/t a/f c/f a/f c/f b/f a/f c/f b/f

Moore O /f B’ /f C /f A /f B” /f b c b a a a c c a c b a c b b C /t t A /t t c a a b b c