In-situ and Ex-situ Ohmic Contacts To Heavily Doped p-InGaAs TLM Fabrication by photolithography and liftoff Ir dry etched in SF 6 /Ar with Ni as etch.

Slides:



Advertisements
Similar presentations
IEEE Device Research Conference, June , Notre Dame
Advertisements

ECE 6466 “IC Engineering” Dr. Wanda Wosik
Carbon nanotube field effect transistors (CNT-FETs) have displayed exceptional electrical properties superior to the traditional MOSFET. Most of these.
COST Action MP0805 Meeting, Istanbul, April 12-13, 2010 University of Nottingham, UK Effects of Hydrogen Irradiation on Deep Levels in MBE Grown Dilute.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
The state-of-art based GaAs HBT
Compact Power Supplies Based on Heterojunction Switching in Wide Band Gap Semiconductors NC STATE UNIVERSITY UCSB Effects of surface oxide on wafer bonding.
High performance 110 nm InGaAs/InP DHBTs in dry-etched in-situ refractory emitter contact technology Vibhor Jain, Evan Lobisser, Ashish Baraskar, Brian.
2007 DRC Ultra Low Resistance Ohmic Contacts to InGaAs/InP Uttam Singisetti*, A.M. Crook, E. Lind, J.D. Zimmerman, M. A. Wistey, M.J.W. Rodwell, and A.C.
1 InGaAs/InP DHBTs demonstrating simultaneous f t / f max ~ 460/850 GHz in a refractory emitter process Vibhor Jain, Evan Lobisser, Ashish Baraskar, Brian.
Device Research Conference 2011
1 Scalable E-mode N-polar GaN MISFET devices and process with self-aligned source/drain regrowth Uttam Singisetti*, Man Hoi Wong, Sansaptak Dasgupta, Nidhi,
NAMBE 2010 Ashish Baraskar, UCSB 1 In-situ Iridium Refractory Ohmic Contacts to p-InGaAs Ashish Baraskar, Vibhor Jain, Evan Lobisser, Brian Thibeault,
DRC mS/  m In 0.53 Ga 0.47 As MOSFET with 5 nm channel and self-aligned epitaxial raised source/drain Uttam Singisetti*, Mark A. Wistey, Greg.
IPRM 2010 Ashish Baraskar 1 High Doping Effects on in-situ Ohmic Contacts to n-InAs Ashish Baraskar, Vibhor Jain, Uttam Singisetti, Brian Thibeault, Arthur.
Ashish Baraskar 1, Mark A. Wistey 3, Evan Lobisser 1, Vibhor Jain 1, Uttam Singisetti 1, Greg Burek 1, Yong Ju Lee 4, Brian Thibeault 1, Arthur Gossard.
2010 Electronic Materials Conference Ashish Baraskar June 23-25, 2010 – Notre Dame, IN 1 In-situ Ohmic Contacts to p-InGaAs Ashish Baraskar, Vibhor Jain,
1 InGaAs/InP DHBTs in a planarized, etch-back technology for base contacts Vibhor Jain, Evan Lobisser, Ashish Baraskar, Brian J Thibeault, Mark Rodwell.
Device Research Conference 2006 Erik Lind, Zach Griffith and Mark J.W. Rodwell Department of Electrical and Computer Engineering University of California,
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
J. H. Woo, Department of Electrical & Computer Engineering Texas A&M University GEOMETRIC RELIEF OF STRAINED GaAs ON NANO-SCALE GROWTH AREA.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
Katedra Experimentálnej Fyziky Bipolar technology - the size of bipolar transistors must be reduced to meet the high-density requirement Figure illustrates.
McGill Nanotools Microfabrication Processes
280 GHz f T InP DHBT with 1.2  m 2 base-emitter junction area in MBE Regrown-Emitter Technology Yun Wei*, Dennis W. Scott, Yingda Dong, Arthur C. Gossard,
Carrier Mobility and Velocity
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
M. Dahlström, Z. Griffith, M. Urteaga, M.J.W. Rodwell University of California, Santa Barbara, CA, USA X.-M. Fang, D. Lubyshev, Y. Wu, J.M. Fastenau and.
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
University of California Santa Barbara Yingda Dong Molecular Beam Epitaxy of Low Resistance Polycrystalline P-Type GaSb Y. Dong, D. Scott, Y. Wei, A.C.
University of California Santa Barbara Yingda Dong Characterization of Contact Resistivity on InAs/GaSb Interface Y. Dong, D. Scott, A.C. Gossard and M.J.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Performances of epitaxial GaAs detectors E. Bréelle, H. Samic, G. C. Sun, J. C. Bourgoin Laboratoire des Milieux Désordonnés et Hétérogènes Université.
InGaAs/InP DHBTs with Emitter and Base Defined through Electron-beam Lithography for Reduced C cb and Increased RF Cut-off Frequency Evan Lobisser 1,*,
III-V MOSFETs: Scaling Laws, Scaling Limits,Fabrication Processes A. D. Carter, G. J. Burek, M. A. Wistey*, B. J. Thibeault, A. Baraskar, U. Singisetti,
Device Research Conference, 2005 Zach Griffith and Mark Rodwell Department of Electrical and Computer Engineering University of California, Santa Barbara,
12 nm-Gate-Length Ultrathin-Body InGaAs/InAs MOSFETs with 8
High speed (207 GHz f  ), Low Thermal Resistance, High Current Density Metamorphic InP/InGaAs/InP DHBTs grown on a GaAs Substrate Y.M. Kim, M. Dahlstrǒm,
2009 Electronic Materials Conference Ashish Baraskar June 24-26, 2009 – University Park, PA 1 High Doping Effects on In-situ and Ex-situ Ohmic Contacts.
Ultrathin InAs-Channel MOSFETs on Si Substrates Cheng-Ying Huang 1, Xinyu Bao 2, Zhiyuan Ye 2, Sanghoon Lee 1, Hanwei Chiang 1, Haoran Li 1, Varistha Chobpattana.
Impurity Segregation Where Co is the initial concentration of th impurity in the melt.
University of California, Santa Barbara
1 Enhanced efficiency of GaN-based light-emitting diodes with periodic textured Ga-doped ZnO transparent contact layer 指導教授 : 管 鴻 (Hon Kuan) 老師 學生 : 李宗育.
Indium Phosphide and Related Material Conference 2006 Zach Griffith and Mark J.W. Rodwell Department of Electrical and Computer Engineering University.
Current Density Limits in InP DHBTs: Collector Current Spreading and Effective Electron Velocity Mattias Dahlström 1 and Mark J.W. Rodwell Department of.
Improved Regrowth of Self-Aligned Ohmic Contacts for III-V FETs North American Molecular Beam Epitaxy Conference (NAMBE), Mark A. Wistey Now at.
THz Bipolar Transistor Circuits: Technical Feasibility, Technology Development, Integrated Circuit Results ,
C. Kadow, J.-U. Bae, M. Dahlstrom, M. Rodwell, A. C. Gossard *University of California, Santa Barbara G. Nagy, J. Bergman, B. Brar, G. Sullivan Rockwell.
Device Research Conference 2007 Erik Lind, Adam M. Crook, Zach Griffith, and Mark J.W. Rodwell Department of Electrical and Computer Engineering University.
Process Technologies For Sub-100-nm InP HBTs & InGaAs MOSFETs M. A. Wistey*, U. Singisetti, G. J. Burek, B. J. Thibeault, A. Baraskar, E. Lobisser, V.
Indium Phosphide and Related Materials
Uttam Singisetti. , Mark A. Wistey, Greg J. Burek, Ashish K
ISCS 2008 InGaAs MOSFET with self-aligned Source/Drain by MBE regrowth Uttam Singisetti*, Mark A. Wistey, Greg J. Burek, Erdem Arkun, Ashish K. Baraskar,
Review of Semiconductor Devices
A Self-Aligned Epitaxial Regrowth Process for Sub-100-nm III-V FETs A. D. Carter, G. J. Burek, M. A. Wistey*, B. J. Thibeault, A. Baraskar, U. Singisetti,
Contents GaAs HEMTs overview RF (Radio Frequency) characteristics
Introduction to GaAs HBT and current technologies
20th IPRM, MAY 2008, Versallies-France
Lower Limits To Specific Contact Resistivity
Metal Semiconductor Field Effect Transistors
Motivation Experimental method Results Conclusion References
High Transconductance Surface Channel In0. 53Ga0
Physics of Semiconductor Devices
Ultra Low Resistance Ohmic Contacts to InGaAs/InP
Introduction to Materials Science and Engineering
Record Extrinsic Transconductance (2. 45 mS/μm at VDS = 0
Epitaxial Deposition
Presentation transcript:

In-situ and Ex-situ Ohmic Contacts To Heavily Doped p-InGaAs TLM Fabrication by photolithography and liftoff Ir dry etched in SF 6 /Ar with Ni as etch mask; InGaAs isolation by wet etch Separate probe pads from contacts to minimize parasitic metal resistance Gap Spacing: 0.5 – 25 µm (verified by SEM) Resistance measured by 4155C parameter analyzer References: 1.M. J. W. Rodwell, M. L. Le, B. Brar, IEEE Proceedings, 96, Issue 2, Feb pp 271 – M. J. W Rodwell et al., Proceedings, IEEE Compound Semiconductor Integrated Circuit Symposium, Bell et. al., Surface Science 401 (1998) 125– Tan et. al. Phys. Rev. B 67 (2003) Griffith et al, Indium Phosphide and Related Materials, Jain et al, IEEE Device Research Conference, 2010 TLM resistance as a function of pad spacing Surface exposed to air Oxidized with UV-ozone for 30 min Dilute HCl (1:10) etch and DI rinse for 1 min each Hydrogen cleaning at 70 o C for 30 min in MBE system Surface morphology verified by RHEED Ir deposition in the e-beam chamber connected to MBE chamber Error due to extrapolation -Error in 4-point probe resistance measurements -Resolution error in SEM Error due to processing - Variable gap along width (W) - Overlap resistance RR dd RcRc ProcessSurface Preparation ρ c (Ω-µm 2 )ρ h (Ω-µm) In-situAs grown1.0± ±3.3 Ex-situ (air exposure) HCl etch + H clean (MBE) 1.5 ± ± 4.2 Low contact resistivity with in-situ Ir contacts: ρ c ~ (1.0 ± 0.6) Ω-µm 2 ρ c with ex-situ Ir contacts ((1.5 ± 0.9) Ω-µm 2 ) is comparable to that obtained with in-situ contacts. Slight degradation in ρ c on annealing but contacts still suitable for THz transistors 20 nm Ti 500 nm Au 100 nm In 0.52 Al 0.48 As: NID buffer 100 nm In 0.53 Ga 0.47 As: C (p-type) 20 nm Ir 50 nm Ni Semi-insulating InP Substrate Cross-section schematic of the metal-semiconductor contact layer structure used for TLM measurements Schematic of the TLM pattern used for the contact resistivity measurement Ashish Baraskar 1, Vibhor Jain 1, Mark A. Wistey 3, Evan Lobisser 1, Brian J. Thibeault 1, Arthur C. Gossard 1,2, Mark J. W. Rodwell 1 1 ECE and 2 Materials Departments, University of California, Santa Barbara, CA 3 Electrical Engineering, University of Notre Dame, IN INTRODUCTION Ex-situ Contacts Characterization and Measurements Conclusions Error Analysis Why Ir? Refractory metal (melting point ~ 2460 o C) Work function ~ 5.7 eV; closer to E v for InGaAs Easy to deposit by e-beam technique Acknowledgements: ONR, DARPA-TFAST, DARPA-FLARE Illustration of systematic error, either by  R or by  d, on the plot of resistance R versus pad spacing d Atomic H Cleaning: Oxides and hydrocarbons form the majority of surface impurities Atomic H reacts with oxides to form volatile products [3] As 2 O x + 2xH xH 2 O + As 2 In 2 O 3 /Ga 2 O 3 + 4H 2H 2 O + In 2 O/Ga 2 O In 2 O 3 /Ga 2 O 3 + 4H H 2 O + 2InOH/2GaOH Similarly carbon containing complexes (InGaAs-C) are broken into volatile products Requirements for achieving low resistance, stable ohmic contacts Higher number of active carriers Better surface preparation techniques Use of refractory metal for thermal stability THz electronics limited by metal-semiconductor contacts Need contact resistivity (ρ c )< 2x10 −8 Ω-cm 2 for f t and f max >1 THz [1] Usually involve high temperature processing; high current densities (~100 mA/µm 2 ) Unpredictable native oxides Fundamental Scaling Laws GOAL: High Frequency Electronics Approach Less than 2 Ω-µm 2 contact resistivity required for simultaneous THz f t and f max [2] InP Bipolar Transistor Scaling Roadmap To double device bandwidth: Cut transit time 2x Cut RC delay 2x Scale contact resistivities by 4:1* Emitter nm, width 8421Ω·µm 2, access ρ Base nm, contact width Ω·µm 2, contact ρ ftft GHz f max GHz Scaled device thin base (For 80 nm device: t base < 25 nm) Non-refractory contacts may diffuse at higher temperatures through base and short the collector Pd/Ti/Pd/Au contacts diffuse about 15 nm in InGaAs on annealing 100 nm InGaAs grown in MBE 15 nm Pd/Ti diffusion Semiconductor epilayer growth by Solid Source Molecular Beam Epitaxy (SS-MBE)– p-InGaAs/InAlAs Semi insulating InP (100) substrate Unintentionally doped InAlAs buffer Hole concentration determined by Hall measurements Epilayer Growth In-situ iridium (Ir) deposition immediately after film growth -E-beam chamber connected to MBE chamber -No air exposure after film growth In-situ contacts Hole concentration saturates at high CBr 4 fluxes Number of di-carbon defects increases as CBr 4 flux increases [4] Hole concentration Vs CBr 4 flux As V/III ratio decreases hole concentration increases hypothesis: As-deficient surface drives C onto group-V sites Hole concentration Vs V/III flux Hole concentration Vs substrate temperature Tendency to form di-carbon defects increases as T sub increases [4] Hole concentration, p = 1.5 x cm -3 Mobility, µ = 36 cm 2 /Vs Sheet resistance, R sh = 105 ohm/ (100 nm thick film) Thermal Stability: Contacts annealed under N 2 flow at 250 o C for 60 min. Processρ c (Ω-µm 2 ) Un-annealedannealed In-situ1.0±0.61.2±0.7 Ex-situ (air exposure)1.5 ± ± 0.9 Variable gap along width (W) 1.10 µm 1.04 µm Overlap Resistance EXPERIMENTAL DETAILS RESULTS TEM image of the Ir/p-InGaAs contact after annealing 200 nm InGaAs + InAlAs Ir / Ti Au ρ c lower than the best reported contacts to p-InGaAs (ρ c = 4 Ω-µm 2 ) [5,6] SEM images of the TLM sample illustrating the errors due to processing As flux: 1.5×10 -6 torr p = 1.5×10 20 cm -3 TLM width: 25 µm Need a refractory metal for thermal stability