What Great Research ?s Can RAMP Help Answer? What Are RAMP’s Grand Challenges ?

Slides:



Advertisements
Similar presentations
© 2006 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice HP and Carrier Network System Availability.
Advertisements

Technology Drivers Traditional HPC application drivers – OS noise, resource monitoring and management, memory footprint – Complexity of resources to be.
Hardware/ Software Partitioning 2011 年 12 月 09 日 Peter Marwedel TU Dortmund, Informatik 12 Germany Graphics: © Alexandra Nolte, Gesine Marwedel, 2003 These.
1 Architectural Complexity: Opening the Black Box Methods for Exposing Internal Functionality of Complex Single and Multiple Processor Systems EECC-756.
Introduction CSCI 444/544 Operating Systems Fall 2008.
Helper Threads via Virtual Multithreading on an experimental Itanium 2 processor platform. Perry H Wang et. Al.
HW/SW- Codesign Verification and Debugging. HW versus SW Ondrej Cevan.
Continuously Recording Program Execution for Deterministic Replay Debugging.
MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.
OCIN Workshop Wrapup Bill Dally. Thanks To Funding –NSF - Timothy Pinkston, Federica Darema, Mike Foster –UC Discovery Program Organization –Jane Klickman,
Emerging Trends in Computer Science Dr. Gurvinder Singh Reader, Deptt of Computer Science & Engineering, GNDU, Amritsar.
1 Multi - Core fast Communication for SoPC Multi - Core fast Communication for SoPC Technion – Israel Institute of Technology Department of Electrical.
Define Embedded Systems Small (?) Application Specific Computer Systems.
CprE 458/558: Real-Time Systems
Winter-Spring 2001Codesign of Embedded Systems1 Introduction to HW/SW Codesign Part of HW/SW Codesign of Embedded Systems Course (CE )
2012 High Performance Computing Speed, Low Latency, and Parallel Programming in Financial Services 2012 High Performance Computing Speed, Low Latency,
4.x Performance Technology drivers – Exascale systems will consist of complex configurations with a huge number of potentially heterogeneous components.
CASTNESS‘11 Computer Architectures and Software Tools for Numerical Embedded Scalable Systems Workshop & School: Roma January 17-18th 2011 Frédéric ROUSSEAU.
Introspective 3D Chips S. Mysore, B. Agrawal, N. Srivastava, S. Lin, K. Banerjee, T. Sherwood (UCSB), ASPLOS 2006 Shimin Chen (LBA Reading Group Presentation)
“The Architecture of Massively Parallel Processor CP-PACS” Taisuke Boku, Hiroshi Nakamura, et al. University of Tsukuba, Japan by Emre Tapcı.
Introduction and Overview Questions answered in this lecture: What is an operating system? How have operating systems evolved? Why study operating systems?
Overview of the Course Copyright 2003, Keith D. Cooper, Ken Kennedy & Linda Torczon, all rights reserved. Students enrolled in Comp 412 at Rice University.
University of Michigan Electrical Engineering and Computer Science 1 Dynamic Acceleration of Multithreaded Program Critical Paths in Near-Threshold Systems.
Seaborg Cerise Wuthrich CMPS Seaborg  Manufactured by IBM  Distributed Memory Parallel Supercomputer  Based on IBM’s SP RS/6000 Architecture.
Intro to Architecture – Page 1 of 22CSCI 4717 – Computer Architecture CSCI 4717/5717 Computer Architecture Topic: Introduction Reading: Chapter 1.
Microsoft Research Faculty Summit Panacea or Pandora’s Box? Software Transactional Memory Panacea or Pandora’s Box? Christos Kozyrakis Assistant.
Juha-Pekka Soininen Systems on Chip Workshop Villach, Austria, Part V: A NOC Design Methodology Juha-Pekka Soininen VTT Electronics Oulu, Finland.
Compiler BE Panel IDC HPC User Forum April 2009 Don Kretsch Director, Sun Developer Tools Sun Microsystems.
1 Integration Verification: Re-Create or Re-Use? Nick Gatherer Trident Digital Systems.
1 COMPSCI 110 Operating Systems Who - Introductions How - Policies and Administrative Details Why - Objectives and Expectations What - Our Topic: Operating.
1 Computer Architecture Research Overview Rajeev Balasubramonian School of Computing, University of Utah
High Performance Embedded Computing © 2007 Elsevier Lecture 3: Design Methodologies Embedded Computing Systems Mikko Lipasti, adapted from M. Schulte Based.
High Performance Embedded Computing © 2007 Elsevier Chapter 1, part 2: Embedded Computing High Performance Embedded Computing Wayne Wolf.
Heterogeneous Multikernel OS Yauhen Klimiankou BSUIR
Advanced Principles of Operating Systems (CE-403).
Issues Autonomic operation (fault tolerance) Minimize interference to applications Hardware support for new operating systems Resource management (global.
Question 21 “A system is a set of parts coordinated to accomplish a set of goals” West Churchman. Give three main characteristics of a system. What are.
Workshop - November Toulouse Astrium Use Case.
Rabi Mahapatra Department of Computer Science & Engineering Texas A&M University.
Simics: A Full System Simulation Platform Synopsis by Jen Miller 19 March 2004.
© Michel Dubois, Murali Annavaram, Per Strenstrom All rights reserved Embedded Computer Architecture 5SAI0 Simulation - chapter 9 - Luc Waeijen 16 Nov.
Presenter: Shao-Chieh Hou International Database Engineering & Application Symposium (IDEAS’05)
Data Center & Large-Scale Systems (updated) Luis Ceze, Bill Feiereisen, Krishna Kant, Richard Murphy, Onur Mutlu, Anand Sivasubramanian, Christos Kozyrakis.
File management and Performance. File Systems Architecture device drivers physical I/O (PIOCS) logical I/O (LIOCS) access methods File organization and.
Virtual Application Profiler (VAPP) Problem – Increasing hardware complexity – Programmers need to understand interactions between architecture and their.
Platform Abstraction Group 3. Question How to deal with different types hardware and software platforms? What detail to expose to the programmer? What.
Introduction Why are virtual machines interesting?
Interconnection network network interface and a case study.
Survey of multicore architectures Marko Bertogna Scuola Superiore S.Anna, ReTiS Lab, Pisa, Italy.
© 2000 Morgan Kaufman Overheads for Computers as Components Host/target design  Use a host system to prepare software for target system: target system.
John Demme Simha Sethumadhavan Columbia University.
System-on-Chip Design Homework Solutions
Evaluating the Fault Tolerance Capabilities of Embedded Systems via BDM M. Rebaudengo, M. Sonza Reorda Politecnico di Torino Dipartimento di Automatica.
Page 1 2P13 Week 1. Page 2 Page 3 Page 4 Page 5.
Lecture 1: Introduction CprE 585 Advanced Computer Architecture, Fall 2004 Zhao Zhang.
Lecture 13 Parallel Processing. 2 What is Parallel Computing? Traditionally software has been written for serial computation. Parallel computing is the.
Presenter: Yi-Ting Chung Fast and Scalable Hybrid Functional Verification and Debug with Dynamically Reconfigurable Co- simulation.
April 15, 2013 Atul Kwatra Principal Engineer Intel Corporation Hardware/Software Co-design using SystemC/TLM – Challenges & Opportunities ISCUG ’13.
COMPSCI 110 Operating Systems
Web: Parallel Computing Rabie A. Ramadan , PhD Web:
Network Operating Systems (NOS)
For Massively Parallel Computation The Chaotic State of the Art
COMPSCI 110 Operating Systems
Parallel Programming By J. H. Wang May 2, 2017.
THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT
Fault-Tolerant NoC-based Manycore system: Reconfiguration & Scheduling
RTL Simulator for VChip Emulator
Co-designed Virtual Machines for Reliable Computer Systems
Database System Architectures
Fault Tolerant Systems in a Space Environment
Presentation transcript:

What Great Research ?s Can RAMP Help Answer? What Are RAMP’s Grand Challenges ?

Grand Challenges A complete software development vehicle for every parallel programmer –Debugger Functionally performance –Co-design with HW

Grand Challenges Enable education and training of (parallel) programming –By providing useful feedbacks –By offering an inexpensive accessible parallel system

Grand Challenges Enable the study of global system optimization so that a RAMP system is more efficient than “traditional computing systems” –For solving applications through parallelism

Research Questions Scalability issue of MP systems –Design issues with systems consist of large number of processors 1K 10K 100K

Research Questions CMP Architecture –Die area allocations tradeoffs Logic, memory and interconnect ratio –Power and thermal study –Interconnect topology evaluation –Performance study

Research Questions Full system simulation –I/O behavior –Flexible performance monitoring of all levels of a system –OS effects –Debugging methodology

Research Questions Modeling of very large systems –Generate workloads emulating a large system “Internet in a box” Input injection into a middleware/backend system

Research Questions Interaction of SW and HW –Acceleration of special functions –Performance tradeoffs of SW/HW –New instructions and their implementation study –Software assertion’s effect observed by HW for software debugging

Research Questions Synchronization of MP system –Lock speculation and transaction memory –Lock behavior modeling and evaluation Lock permutation

Research Questions Fault tolerance designs –Fault injection –Redundancy tradeoffs

Research Questions Others –Validation of new designs against existing designs –Speed up functional simulation –Security