MSI Logic Circuits Wen-Hung Liao, Ph.D.. Objectives Analyze and use decoders and encoders in various types of circuit applications. Compare the advantages.

Slides:



Advertisements
Similar presentations
Functions of Combinational Logic
Advertisements

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
Encoders Three-state devices Multiplexers
Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
System Digital Encoder, Decoder, and Contoh Penerapanya.
ECE 2372 Modern Digital System Design
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Code Converters, Multiplexers and Demultiplexers
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 3 OF 3) MULTIPLEXERS DEMULTIPLEXERS.
CHAPTER 6 Functions of Combinational Logic
EET 1131 Unit 8 Code Converters, Multiplexers, and Demultiplexers
Digital Fundamentals Floyd Chapter 6 Tenth Edition
Combinational Logic Building Blocks
COMBINATIONAL CIRCUITS USING TTL 74XX ICS
OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 2 OF 3)
1 Chapter 6 Functions of Combinational Logic. 2 Figure 6--1 Logic symbol for a half-adder Adder.
Figure 6–1 Logic symbol for a half-adder. Open file F06-01 to verify operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education,
Dewan Tanvir Ahmed SITE, UofO
Multiplexers DeMultiplexers XOR gates
Digital Fundamentals with PLD Programming Floyd Chapter 8
Combinational Logic Chapter 4.
Chapter 9 – MSI Logic Circuits Copyright © 2011, 2007, 2004, 2001, 1998 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved.
CS 151: Digital Design Chapter 3 3-8: Encoding. CS 151 Encoding Encoding - the opposite of decoding - the conversion of a maximum of 2 n input code to.
Combinational Logic Design
9 MSI Logic Circuits Some of digital system operations: Decoding and encoding; multiplexing; demultiplexing; comparison; code converting; data busing.
MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5) Dr. Costas Kyriacou and Dr. Konstantinos Tatas ACOE161 - Digital Logic.
Functions of Combinational Logic
Combinational Logic By Taweesak Reungpeerakul
WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Combinational Design, Part 3: Functional Blocks
Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,
Eng.Samra Essalaimeh Philadelphia University 2013/ nd Semester PIC Microcontrollers.
Functions of Combinational Logic By Taweesak Reungpeerakul
CS151 Introduction to Digital Design
Summary Half-Adder pp302Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry.
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
Code Converters, Multiplexers and Demultiplexers
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Three-state devices Multiplexers.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Magnitude Comparator Dr. Ahmed Telba.
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
WEEK #11 FUNCTIONS OF COMBINATIONAL LOGIC (PART 4)
A. Yaicharoen 1 1/2551 Logic Design with MSI Circuits วัตถุประสงค์ของบทเรียน  รู้จักวงจรประเภท MSI  เข้าใจการทำงานของวงจร MSI ที่มีใช้ อยู่ทั่วไป  สามารถประยุกต์ใช้วงจร.
Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Code Converters, Multiplexers and Demultiplexers
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.
Chapter 36 Combinational Logic Circuits. Objectives After completing this chapter, you will be able to: –Describe the functions of encoders, decoders,
ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Lecture No. 18 Combinational Functional Devices. Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS.
MSI Circuits.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Digital Design Jeff Kautzer Univ Wis Milw.
Multiplexer.
EKT 124 MUX AND DEMUX.
Combinational Circuits
Combinational Logic Circuits
Digital Fundamentals Floyd Chapter 6 Tenth Edition
Chapter 6 Functions of Combinational Logic
Multiplexers Anindya IE CSE.
13 Digital Logic Circuits.
Digital System Design Combinational Logic
Arithmetic Circuits.
Presentation transcript:

MSI Logic Circuits Wen-Hung Liao, Ph.D.

Objectives Analyze and use decoders and encoders in various types of circuit applications. Compare the advantages and disadvantages of LEDs and LCDs. Understand the operation of multiplexers and demultiplexers by analyzing several circuit applications. Compare two binary numbers by using the magnitude comparator circuit.

Objectives (cont ’ d) Understand the function and operation of code converters. Cite the precautions that must be considered when connecting digital circuits using the data bus concept.

Common Operations Decoding/encoding Multiplexing De-multiplexing Comparison Code conversion Data busing

Decoder A decoder is a logic circuit that accepts a set of inputs that represents a binary number and activates only the output that corresponds to that input number. Decoder A0A0 A1A1 A N-1 O0O0 O1O1 O M-1 Only one output is high for each input code.

Decoders(cont ’ d) Some decoders do not utilize all of the 2^N possible input codes, e.g., BCD-to-decimal decoder has a 4-bit input code and 10 output lines. Figure 9-2: 3-line-to-8-line decoder, or binary-to-octal converter. ENABLE inputs (Figure 9-3), 74LS138. Combine four 74LS138s to function as a 1-of-32 decoder (Figure 9-4) BCD-to-decimal decoder (Figure 9-5).

Figure 9-2Figure 9-2: 3-line-to-8-line Decoder

Figure 9-4Figure 9-4: 1-of-32 Decoder

Figure 9-5Figure 9-5: BCD-to-Decimal Decoder

Decoder Applications Figure 9-6: counter/decoder combination used to provide timing and sequencing operations. Figure 9-6

BCD-to-7-Segment Decoder Take a 4-bit BCD input and provide the outputs that will pass current thru the appropriate segments to display the decimal digit. Figure 9-7 and 9-8* (TTL 7446, 7447).

7-Segment Display

LED vs. LCD Displays A Light-Emitting-Diode (LED) display generates light energy as current is passed thru the individual segments. A liquid-crystal display (LCD) controls the reflection of available light (such as ambient light or backlit.) LED is generally much brighter, LCD uses very low power. OLED: How it works. OLED

Encoders The opposite of the decoding process. An encoder has a number of input lines, only one of which is activated at a given time. Octal-to-binary encoder (Figure 9-13). Priority encoder: ensures that when two or more inputs are activated, the output code will correspond to the highest numbered input. (Figure 9-14, decimal to BCD priority encoder.)

Fig 9-14Fig 9-14: Decimal-to-BCD Priority Encoder

Switch Encoder Figure 9-15*, 74LS147. Switches corresponds to keyboards on a calculator representing digits 0 through 9. Switches are normally open, so the encoder inputs are normally HIGH and BCD output is When a digit key is pressed, the circuit will produce the BCD code for that digit. Figure 9-16*: circuit for keyboard entry of three-digit number into storage registers.

Multiplexers (Data Selectors) A multiplexer (MUX) selects one of several input signals and passes it on to the output. Routing of desired data input to the output is controlled by SELECT inputs. MUX SELECT

Basic Multiplexers Two-input multiplexer (Figure 9.19): Z =I 0 S ’ +I 1 S Four-input multiplexer (Figure 9-20)(Figure 9-20) Eight-input multiplexer: (Figure 9-21). 16-input multiplexer: Figure ALS157 multiplexer : Figure

Multiplexer Applications Data routing (Figure 9-24) Parallel-to-serial conversion (Figure 9-25).9-25 Operation sequencing (Figure 9-26). Logic function generation (Figure 9-27).

Demultiplexer (Data Distributors) A demultiplexer (DEMUX) takes a single input and distributes it over several outputs.

1-line-to-8-line Demultiplexer

Clock Demultiplexer Route clock signal to desired destination by controlling SELECT. (Fig. 9-31*)

Security Monitoring System

Synchronous Data Transmission Figure 9.33: Serially transmit four 4-bit data words from a transmitter to a remote receiver. Figure 9.33

The Transmitter A,B,C,D: re-circulating shift registers. The two MOD-4 counters control the transmission of the data register contents to the multiplexer output Z. Word counter: selects register data Bit counter: select which bit to be sent. The data are said to be time-division- multiplexed.

The Receiver 1-to-4 demultiplexer MOD-4 counters have the same function as their counterparts in the transmitter.

Magnitude Comparator Figure 9-36: 74HC85.

Truth Table

Cascading Inputs

Applications: digital thermostat

Code Converter A code converter is a logic circuit that changes data represented in one type of binary code to another type of binary code. BCD-to-7-segment code converter. BCD-to-binary converter.

Binary equivalents of decimal weights

Conversion Process Compute the binary sum of the binary equivalents of all bits in the BCD representation that are 1s. Example: Convert (BCD) to binary.

Circuit Implementation

Data Busing In most modern computers the transfer of data takes place over a common set of connecting lines called a data bus. Tri-state outputs or tri-state buffers are required.

74ALS173/HC173 Tristate Register load hold

Data Bus Operation Register-to-register data transfer (Figure 9-44).

Bus Signals and Signal Activities

More on Bus Simplified timing diagram Expanding the bus Simplified representation of bus arrangement Bidirectional Busing