Tera-Pixel APS for CALICE Progress meeting, 12 th July 2006 Jamie Crooks, Microelectronics/RAL.

Slides:

Advertisements

Similar presentations

CMOS Comparator Data Converters Comparator Professor Y. Chiu

Advertisements

Digital to Analog and Analog to Digital Conversion

Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.

CMOS Camera System-on-a-Chip

Anne-Marie Magnan Imperial College London A MAPS-based digital Electromagnetic Calorimeter for the ILC on behalf of the MAPS group: Y. Mikami, N.K. Watson,

G.Villani jan. 071 CALICE pixel Deep P-Well results Nwell 16 μm x 16 μm P-well 17 μm x 17 μm Collecting diodes 3.6 μm x 3.6 μm Bias: NWell 3.5V Diodes:

TPAC1.2 FDR JC/Feb 27 th. TPAC1.2 FDR Overview The TPAC design will be re-submitted with two mask changes to fix to key bugs in the design: 1.Non-unique.

Terra-Pixel APS for CALICE Progress meeting 10 th Nov 2005 Jamie Crooks, Microelectronics/RAL.

G.Villani march 071 CALICE pixel Deep P-Well results Nwells P-well 3μm guard ring Diodes [3.6,1.8,0.9] x[3.6,1.8,0.9]μm 2 Bias: NWell 1.8/1V Diodes: 1.5V.

Thursday, May 10th, 2007 Calice Collaboration meeting --- A.-M. Magnan --- IC London 1 Progress Report on the MAPS ECAL R&D on behalf of the MAPS group:

Tera-Pixel APS for CALICE Progress 20 th October 2006 [JC+RT]

Active Pixel Sensor Circuit Simple version: 3 transistors (pixel reset, source follower, access), one photodiode Not shown: Row read circuitry, a timed.

TPAC1.1 progress Jamie C 25 th June Status FDR changes –Single variant  implemented across all bulk pixels –Pixel layout changes as recommended.

Tera-Pixel APS for CALICE Progress meeting, 17 th May 2006 Jamie Crooks, Microelectronics/RAL.

Tera-Pixel APS for CALICE Progress 19 th January 2007.

Tera-Pixel APS for CALICE Progress 13 th November 2006.

TPAC1.1 Testing JC/Jan 16 th. Comparator Investigations Two (related) symptoms were observed – Non-gaussian threshold scans, with steep sides and flat.

G.Villani jan. 071 CALICE pixel Deep P-Well results Nwell ≈ 900 μm 2 P-well 1μm ring gap Collecting diodes 3.6 x 3.6 μm 2 Bias: NWell 3.5V Diodes: 1.5V.

TeraPixel APS for CALICE Progress meeting 9th Dec 2005 Jamie Crooks, Microelectronics/RAL.

Tera-Pixel APS for CALICE Progress meeting, 17 th September 2007 Jamie Crooks, Microelectronics/RAL.

Renato Turchetta CMOS Sensor Design Group CCLRC Technology CALICE front-end update 06 September 2006.

ASIC1 progress Jamie Crooks, Feb 08. Bonding Problems: Resolved Smaller bonding wedge + revised programShorts to seal ring discovered under bonds.

Evaluation of 65nm technology for front-end electronics in HEP Pierpaolo Valerio 1 Pierpaolo Valerio -

Rutherford Appleton Laboratory Particle Physics Department A Novel CMOS Monolithic Active Pixel Sensor with Analog Signal Processing and 100% Fill factor.

DC/DC Converter with Transparent Electronics for application on Photovoltaic Panels Romano Torres 19th July Supervisor: Vitor Grade Tavares Second.

AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 January 2008.

L. Gallin-Martel, D. Dzahini, F. Rarbi, O. Rossetto

In, Out , InOut , Gnd , Vdd, Source follower

VI th INTERNATIONAL MEETING ON FRONT END ELECTRONICS, Perugia, Italy A. Dorokhov, IPHC, Strasbourg, France 1 NMOS-based high gain amplifier for MAPS Andrei.

Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.

Specifications & motivation 2  Lowering integration time would significantly reduce background  Lowering power would significantly reduce material budget.

LEPSI ir e s MIMOSA 13 Minimum Ionising particle Metal Oxyde Semi-conductor Active pixel sensor GSI Meeting, Darmstadt Sébastien HEINI 10/03/2005.

1 Development of the input circuit for GOSSIP vertex detector in 0.13 μm CMOS technology. Vladimir Gromov, Ruud Kluit, Harry van der Graaf. NIKHEF, Amsterdam,

Data Acquisition ET 228 Chapter 15 Subjects Covered Analog to Digital Converter Characteristics Integrating ADCs Successive Approximation ADCs Flash ADCs.

Calorimeter upgrade meeting – Phone Conference– May 5 th 2010 First prototyping run Upgrade of the front end electronics of the LHCb calorimeter.

Tera-Pixel APS for CALICE Jamie Crooks, Microelectronics/RAL SRAM Column Concept.

J. Crooks STFC Rutherford Appleton Laboratory

P. Aspell PACE 3 design meeting 10,11/10/02 Thursday Analog : Morning : DELTA : Delta architecture, project status..... Paul Front-end design

Thanushan Kugathasan, CERN Plans on ALPIDE development 02/12/2014, CERN.

AIDA ASIC review Davide Braga Steve Thomas ASIC Design Group 11 February 2009.

Analog to Digital Converters

Topology (tentative) C.Maier1 Chopped 2 nd order feedback stage. Switch position will change.

A. Dorokhov, IPHC, Strasbourg, France 1 Description of pixel designs in Mimosa22 Andrei Dorokhov Institut Pluridisciplinaire Hubert Curien (IPHC) Strasbourg,

Summary of FPIX tests Tom Zimmerman Fermilab May 16, 2007.

Tera-Pixel APS for CALICE Progress 30 th November 2006.

Tera-Pixel APS for CALICE Progress meeting, 6 th June 2006 Jamie Crooks, Microelectronics/RAL.

7. Direct Current circuits. 11 Find the currents, which flow in all the wires of the circuit in this figure 12  9 V 6 V b a cd 18 

Terra-Pixel APS for CALICE Progress meeting 10 th Nov 2005 Jamie Crooks, Microelectronics/RAL.

D/A Converters Dr. Paul Hasler and Dr. Phil Allen.

(Re)design of the C3PD analog pixel 1. The starting point for the design was the CCPDv3 front-end (this presentation tries to follow the way the design.

M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.

Monolithic and Vertically Integrated Pixel Detectors, CERN, 25 th November 2008 CMOS Monolithic Active Pixel Sensors R. Turchetta CMOS Sensor Design Group.

UPDATE ON CLICPIX2 DESIGN Pierpaolo Valerio Edinei Santin

Nov.6 th 1 Multimedia Lab..  Schematic Editor For MyAnalog 실행 ◦ MyCAD Pro 2007 > Schematic Editor For MyAnalog 2 Multimedia Lab.

Ivan Peric, Christian Kreidl, Peter Fischer University of Heidelberg

Charge sensitive amplifier

COMMON-GATE AMPLIFIER

Hugo França-Santos - CERN

UNIT-5 Design of CMOS Op Amps.

CALICE COLLABORATION LPC Clermont LAL Orsay Samuel MANEN Julien FLEURY

TPAC1.1 progress Jamie C 4th June 2008.

Comparator What is a Comparator?

A Floating-Gate Technology for Digital CMOS Processes

PRESS RELEASE DATA SHEETS

Switched Capacitor Blocks

Comparator What is a Comparator?

Choix d’une architecture de CAN adaptée au MAPS

MCP Electronics Time resolution, costs

Stefano Zucca, Lodovico Ratti

Presentation transcript:

Tera-Pixel APS for CALICE Progress meeting, 12 th July 2006 Jamie Crooks, Microelectronics/RAL

Phone meeting with Foundry (June 19 th ) Foundry Actions: Check the possibility of performing process splits in Shuttle run Check the availability of the corner model for Deep N-well Diode - dnwell33 Check the availability of the GDS files of the following IO pad libraries: –staggered analog pads –PCI inline pads Check if Foundry offers large IO pads (100um x 100um) both for Analog and Digital Send Rutherford the shuttle schedule for the beginning of 2007 Rutherford Actions: Send Foundry a draft of Calice project Send Foundry Rutherford’s requirements for TCAD tool both for MI3 and Calice projects. Fill out and send Foundry the CIS Application General Questionnaire for Calice project (see attached)  Yes this is possible  No model avail.  Sent example pixel GDS pending  Sent summary document (details from Guilio)

Demo Pixel

Analog Pixel Voltage amplifiers disappointing Charge amplifiers may be more appropriate Autozero comparator may be too complex –Clock line switching in every pixel Simpler comparator design possible if we can reset the pixel after a hit?

Charge Amplifier Vout Cfb Cd  Smaller Cfb  Larger output step Charge-to-voltage gain is independent of Cd (hence can have 4 diodes in parallel) Larger voltage step at output than seen before  Purely capacitive feedback requires a reset phase  Diode feedback provides resistive ‘biasing’ feedback  No corner of MonteCarlo models for diode  Parasitic feedback subject to layout and accuracy of 3D parasitic extraction tools!

Vout Charge Amplifiers Vout Diode feedback Capacitor feedback Parasitic Capacitance feedback

Local Reference Dfb Active Pixel(s) Cfb Cd Rst x1 Vref Vth DAC 101 Vref+Vth

Diode feedback MIM-cap feedback Parasitic-cap feedback Number of pmos111 Vdd2.5 Static current500nA Process Corners SlowTypFastSlowTypFastSlowTypFast Vout step (450e-) 4diode Voltage Gain DC diode voltage DC output voltage Final value (DC o/p) Noise