Andrew Kahng – November 2002 ICCAD-2002 Open Source Panel Andrew B. Kahng UC San Diego CSE & ECE Depts. Igor L. Markov Univ. of Michigan EECS Dept.

Slides:

Advertisements

Similar presentations

Capo: Robust and Scalable Open-Source Min-cut Floorplacer Jarrod A. Roy, David A. Papa,Saurabh N. Adya, Hayward H. Chan, James F. Lu, Aaron N. Ng, Igor.

Advertisements

SimPL: An Effective Placement Algorithm Myung-Chul Kim, Dong-Jin Lee and Igor L. Markov Dept. of EECS, University of Michigan 1ICCAD 2010, Myung-Chul Kim,

Consistent Placement of Macro-Blocks Using Floorplanning and Standard-Cell Placement Saurabh Adya Igor Markov (University of Michigan)

: Executable Extensions of the Bookshelf Igor Markov University of Michigan, EECS DARPA.

Placer Suboptimality Evaluation Using Zero-Change Transformations Andrew B. Kahng Sherief Reda VLSI CAD lab UCSD ECE and CSE Departments.

Calibrating Achievable Design Roundtable Discussion June 9, 2002 Facilitator: Bill Joyner, IBM/SRC Wayne Dai, Andrew Kahng, Tsu-Jae King, Wojciech Maly,

Boosting: Min-Cut Placement with Improved Signal Delay Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La Jolla, CA

March 2002 update for GSRC Igor L. Markov University of Michigan.

DARPA Bookshelf For VLSI CAD Algorithms: Progress and Future Directions Andrew E. Caldwell, Andrew B. Kahng and Igor L. Markov.

Constructive Benchmarking for Placement David A. Papa EECS Department University of Michigan Ann Arbor, MI Igor L. Markov EECS.

On Mismatches Between Incremental Optimizers and Instance Perturbation in Physical Design Tools Andrew B. Kahng and Stefanus Mantik UCSD CSE & ECE Depts.,

Faster SAT and Smaller BDDs via Common Function Structure Fadi A. Aloul, Igor L. Markov, Karem A. Sakallah University of Michigan.

DUSD(Labs) GSRC bX update December 2002 Aaron Ng, Marius Eriksen and Igor Markov University of Michigan.

On the Relevance of Wire Load Models Kenneth D. Boese, Cadence Design Systems, San Jose Andrew B. Kahng, UCSD CSE and ECE Depts., La Jolla Stefanus Mantik,

Benchmarking for Large-Scale Placement and Beyond S. N. Adya, M. C. Yildiz, I. L. Markov, P. G. Villarrubia, P. N. Parakh, P. H. Madden.

Architectural-Level Prediction of Interconnect Wirelength and Fanout Kwangok Jeong, Andrew B. Kahng and Kambiz Samadi UCSD VLSI CAD Laboratory

Proprietary Metrics Handoff to the GSRC Stephen Fenstermaker and Bart Thielges Sept. 24, 1999.

Benchmarking for [Physical] Synthesis Igor Markov and Prabhakar Kudva The Univ. of Michigan / IBM.

Local Unidirectional Bias for Smooth Cutsize-delay Tradeoff in Performance-driven Partitioning Andrew B. Kahng and Xu Xu UCSD CSE and ECE Depts. Work supported.

DARPA A Metrics System for Continuous Improvement of Design Technology Andrew B. Kahng and Stefanus Mantik.

Placement Feedback: A Concept and Method for Better Min-Cut Placements Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La.

On Legalization of Row-Based Placements Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La Jolla, CA 92093

Andrew Kahng – October Layout Planning of Mixed- Signal Integrated Circuits Chung-Kuan Cheng / Andrew B. Kahng UC San Diego CSE Department.

“Bookshelf.exe”: Executable Extensions of the Bookshelf Igor Markov University of Michigan, EECS DARPA.

1 A Tale of Two Nets: Studies in Wirelength Progression in Physical Design Andrew B. Kahng Sherief Reda CSE Department University of CA, San Diego.

Next-generation Chips & Computing with Atoms Igor Markov ACAL / EECS, Univ. of Michigan.

Can Recursive Bisection Alone Produce Routable Placements? Andrew E. Caldwell Andrew B. Kahng Igor L. Markov Supported by Cadence.

Parameters System attributes or variables Example of ASCII parameter grammar #parameter dl_chip #parameter dl_chip #type double #type double #units {m}

Large-Scale Optimization in VLSI CAD Igor Markov

DUSD(Labs) GSRC bX update March 2003 Aaron Ng, Marius Eriksen and Igor Markov University of Michigan.

Accurate Pseudo-Constructive Wirelength and Congestion Estimation Andrew B. Kahng, UCSD CSE and ECE Depts., La Jolla Xu Xu, UCSD CSE Dept., La Jolla Supported.

Interconnect Implications of Growth-Based Structural Models for VLSI Circuits* Chung-Kuan Cheng, Andrew B. Kahng and Bao Liu UC San Diego CSE Dept.

METRICS Standards and Infrastructure for Design Productivity Measurement and Optimization Andrew B. Kahng and Stefanus Mantik UCLA CS Dept., Los Angeles,

1 Focus Benchmarks Focus group Benchmarks Andre Reis (UFRGS) Jarrod Roy (Univ. Michigan) Vivek Shende (Univ. Michigan) Igor Markov.

J.A. Carballo IBM Corporate Venture Group Blade.org Summit CAD Research, Pay Now or Pay Later... ICCAD-2006 Monday Evening Panel Andrew B. Kahng Professor,

DARPA Calibrating Achievable Design Jason Cong, Wayne Dai, Andrew B. Kahng, Kurt Keutzer and Wojciech Maly.

By Steven Taylor.  Basically a video game engine is a software system designed for the creation and development of video games.  There are many game.

International Symposium of Physical Design San Diego, CA April 2002ER UCLA UCLA 1 Experimental Setup Cadence QPlace Cadence WRoute LEF/DEFLEF/DEF Dragon.

CSE 528 Final Project Submission Dongli Zhang. Recent Due 10-Paper Survey due November 26 Send PDF file to BOTH Professor and TA Professor:

© R.A. Rutenbar 2005 Early Research Experience With OpenAccess Gear : An Open Source Development Environment For Physical Design Zhong Xiu*, David A. Papa.

DARPA Communicator: The Development of Advanced Dialog Systems Using Open Source Software Bryan George, Samuel Bayer Presented at July 27, 2001.

On Libraries, Reuse, and the Value of EDA Software Igor Markov Univ. of Michigan & Synplicity.

Horizontal Benchmark Extension for Improved Assessment of Physical CAD Research Andrew B. Kahng, Hyein Lee and Jiajia Li UC San Diego VLSI CAD Laboratory.

UC San Diego / VLSI CAD Laboratory Incremental Multiple-Scan Chain Ordering for ECO Flip-Flop Insertion Andrew B. Kahng, Ilgweon Kang and Siddhartha Nath.

-1- UC San Diego / VLSI CAD Laboratory Construction of Realistic Gate Sizing Benchmarks With Known Optimal Solutions Andrew B. Kahng, Seokhyeong Kang VLSI.

1/24/20071 ECO-system: Embracing the Change in Placement Jarrod A. Roy and Igor L. Markov University of Michigan at Ann Arbor.

DARPA GTX: The MARCO GSRC Technology Extrapolation System Abstract Technology extrapolation -- i.e., the calibration and prediction of achievable Technology.

Encapsule Systems Reducing Software Development Costs.

Recursive Bisection Placement*: feng shui 5.0 Ameya R. Agnihotri Satoshi Ono Patrick H. Madden SUNY Binghamton CSD, FAIS, University of Kitakyushu (with.

Reporting of Standard Cell Placement Results Patrick H. Madden SUNY Binghamton CSD BLAC CAD Group

Support required for running application software projects in the SL/CO/AP section M.Vanden Eynden October 2000 * A description of the software development.

Attendees Bill Bell, ASIC Methodology/Metrics, TI David Hathaway, Design Tool Integration, Incremental Integration, IBM Sandeep Shukla,

1 Toward Metrics of Design Automation Research Impact Andrew B. Kahng ‡†, Mulong Luo †, Gi-Joon Nam 1, Siddhartha Nath †, David Z. Pan 2 and Gabriel Robins.

Evolving EDA Beyond its E-Roots: An Overview (invited paper) Andrew B. Kahng †‡ and Farinaz Koushanfar † ∗ † ECE and ‡ CSE Depts., UC San Diego * ECE Dept.,

International Symposium on Physical Design San Diego, CA April 2002ER UCLA UCLA 1 Routability Driven White Space Allocation for Fixed-Die Standard-Cell.

Design Automation Conference (DAC), June 6 th, Taming the Complexity of Coordinated Place and Route Jin Hu †, Myung-Chul Kim †† and Igor L. Markov.

“Bookshelf.exe”: Executable Extensions of the Bookshelf Marius Eriksen and Igor Markov University of Michigan, EECS.

OpenAccess Gear David Papa 1 Zhong Xiu 2, Christoph Albrecht, Philip Chong, Andreas Kuehlmann 3 Cadence Berkeley Labs 1 University of Michigan, 2 Carnegie.

1/30/2003 Los Alamos National Laboratory1 A Migration Framework for Legacy Scientific Applications  Current tendency: monolithic architectures large,

C.A.D.: Bookshelf June 18, 8:00am-11:00am. Outline Review: [some of] bookshelf objectives Where we want to go vs what we have now Invited presentations.

Agenda:- DevOps Tools Chef Jenkins Puppet Apache Ant Apache Maven Logstash Docker New Relic Gradle Git.

CAD-IP Reuse via the Bookshelf for Fundamental VLSI CAD Algorithms

Software Development, Quality and Documentation Tool

On the Relevance of Wire Load Models

Intelligent Design of Electronic Assets (IDEA) Workshop

Andrew B. Kahng and Xu Xu UCSD CSE and ECE Depts.

Alan Mishchenko Department of EECS UC Berkeley

APLACE: A General and Extensible Large-Scale Placer

Software Development, Quality and Documentation Tool

ICCAD-2002 Open Source Panel Andrew B

Presentation transcript:

Andrew Kahng – November 2002 ICCAD-2002 Open Source Panel Andrew B. Kahng UC San Diego CSE & ECE Depts. Igor L. Markov Univ. of Michigan EECS Dept.

Andrew Kahng – November 2002 Experience With Open Source Project Project: UCLA Physical Design Tools (MLPart, Capo, …) –Open-source partitioning and placement tools – MIT license –LEF/DEF interface, runs on Linux and Solaris (+ Windows) –Students: Andrew Caldwell (Simplex/Cadence), Igor Markov (Univ. of Michigan) + Saurabh Adya (Univ. of Michigan) –Much effort in installation scripts, revision control, code clarity –Ongoing maintenance, improvements: Capo8.5 (2002) >> Capo8.0 (2000) –Academia: CMU, GIT, UCLA, UCSD, UCSB, UCSC, UMinn, UMich, … –Industry: IBM, Intel, Cadence, Philips, Synplicity, Ammocore, … Available in MARCO GSRC Bookshelf, openeda.org, etc. –GSRC Bookshelf: –Repository for CAD-IP reuse –One of three initiatives to close Design Technology Productivity Gap

Andrew Kahng – November 2002 Experience With Open Source Project Uses in Academia –Work on competing placers (20 th C: TimberWolf; 21 st C: Capo) UCLA, ICCAD-2000; Binghamton, DAC-2001, etc. –Improvement by pre- or post-processing (UCSB, ICCAD-2002) –Embed into larger design flows (Michigan, ISPD-2002) –Evaluate home-grown sub-solvers (plug in place of Capo components) Uses in Industry –Use source code for prototyping commercial tools (e.g., Cadence) –Benchmark internal tools (e.g., Intel, IBM) –Educational uses (IBM, Intel, Synplicity) –“Plan B” uses (IBM, Synplicity) –Component-based plug-and-play (Intel) –Try novel PD flows, e.g., use Capo before synthesis

Andrew Kahng – November 2002 Problems and Frustrations Nothing unexpected Very non-trivial software expertise required –OS, compilers, C++, software engineering Serious level of commitment required –Students graduate ! Non-trivial effort to support platforms, configurations –E.g., Magma was using an older C++ compiler we could not support –Compilers are changing all the time Unfair comparisons and claims –Make simple preprocessor  claim new tool with better results –Tune competing software to specially-made benchmarks –Tune benchmarks to competing software and avoid standard test cases Very few others are open-sourcing: slow culture change

Andrew Kahng – November 2002 How We Overcame Problems/Frustrations Perseverance Leveraging the open-source nature of the project –We know it is a win –Better software is developed –Easier to get funding –Useful in teaching –Motivates graduate students –Keeps our research moving (no artificial barrier to competition) –DAC-2000 Capo paper is the most-cited VLSI CAD paper from 2000, according to Citeseer “Problems and Frustrations” are NOT an issue: Open Source Is The Right Thing To Do