Evolutionary Hardware Dmitry Berenson. What is Evolutionary Hardware? Automated Digital Circuit Design Automated Digital Circuit Design Automated Analog.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

ECE 506 Reconfigurable Computing Lecture 2 Reconfigurable Architectures Ali Akoglu.
By the end of this section, you will know and understand the hardware and software involved in making a LAN!
1 Reconfigurable Hardware Thomas Polzer Overview Definition Definition Methods Methods Devices Devices Applications Applications Problems Problems.
CS 111: Introduction to Programming Midterm Exam NAME _________________ UIN __________________ 10/30/08 1.Who is our hero? 2.Why is this person our hero?
An Introduction to Reconfigurable Computing Mitch Sukalski and Craig Ulmer Dean R&D Seminar 11 December 2003.
Tours, 20 June 2002 Field Programmable Analog Arrays: The New Art of Analog Signal Processing CRESITT Industrie Seminar Andreas Kramer.
NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA for Analog Circuit Design Presented by Susman.
Implement a 2x2 MIMO OFDM-based channel measurement system (no data yet) at 2.4 GHz Perform baseband processing and digital up and down conversion on Nallatech.
FPGA Design Flow Design Circuit Simulation Implementation Programming.
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
EE396 Project Micromouse Team: Ocha. Team Members Kanoa Jou (Programmer) Ryan Sato (Hardware) KiWoon Ahn (Recorder) Alan Do (Programmer)
2. Introduction to Redundancy Techniques Redundancy Implies the use of hardware, software, information, or time beyond what is needed for normal system.
Preliminary Design Review
Reconfigurable Computing (EN2911X, Fall07)
Genetic Algorithms Learning Machines for knowledge discovery.
D Nagesh Kumar, IIScOptimization Methods: M1L4 1 Introduction and Basic Concepts Classical and Advanced Techniques for Optimization.
HW/SW Co-Synthesis of Dynamically Reconfigurable Embedded Systems HW/SW Partitioning and Scheduling Algorithms.
CS 151 Digital Systems Design Lecture 38 Programmable Logic.
Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.
Architectural Design Establishing the overall structure of a software system Objectives To introduce architectural design and to discuss its importance.
Computerized Train Control System by: Shawn Lord Christian Thompson.
Genetic Programming.
Challenges in Implementation of FPAA/FPGA Mixed-signal Technology
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
CPS120: Introduction to Computer Science Operating Systems Nell Dale John Lewis.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
COE4OI5 Engineering Design. Copyright S. Shirani 2 Course Outline Design process, design of digital hardware Programmable logic technology Altera’s UP2.
Soft Computing Lecture 18 Foundations of genetic algorithms (GA). Using of GA.
COMPUTER SCIENCE &ENGINEERING Compiled code acceleration on FPGAs W. Najjar, B.Buyukkurt, Z.Guo, J. Villareal, J. Cortes, A. Mitra Computer Science & Engineering.
1 Adrian Stoica Jet Propulsion Laboratory ehw.jpl.nasa.gov Evolvable Hardware for Automated Design and Autonomous.
Investigation of the Effect of Neutrality on the Evolution of Digital Circuits. Eoin O’Grady Final year Electronic and Computer Engineering Project.
Tinoosh Mohsenin and Bevan M. Baas VLSI Computation Lab, ECE Department University of California, Davis Split-Row: A Reduced Complexity, High Throughput.
Hardware Implementation of a Memetic Algorithm for VLSI Circuit Layout Stephen Coe MSc Engineering Candidate Advisors: Dr. Shawki Areibi Dr. Medhat Moussa.
Cloud Futures 2011 Christopher Alme, Christopher Nunu Dennis Qian, Stanley Roberts Stephen Wong.
J. Christiansen, CERN - EP/MIC
Predictive Design Space Exploration Using Genetically Programmed Response Surfaces Henry Cook Department of Electrical Engineering and Computer Science.
Fuzzy Genetic Algorithm
Networks.
6.375 Final Presentation Jeff Simpson, Jingwen Ouyang, Kyle Fritz FPGA Implementation of Whirlpool and FSB Hash Algorithms.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Exact and heuristics algorithms
MAPLD 2005/254C. Papachristou 1 Reconfigurable and Evolvable Hardware Fabric Chris Papachristou, Frank Wolff Robert Ewing Electrical Engineering & Computer.
Integrated Smart Sensor Calibration Abstract Including at the sensor or sensor interface chip a programmable calibration facility, the calibration can.
Lab 2 Parallel processing using NIOS II processors
“Politehnica” University of Timisoara Course Advisor:  Lucian Prodan Evolvable Systems Web Page:   Teaching  Graduate Courses Summer.
Compton Trigger Design Update Tanja Horn Compton Working Group 6 June 2008.
Apollo Guidance Computer Using a Programmable System on a Chip Shane Whalen Advisor: Dr.Andrezj Rucinski.
Graphical Design Environment for a Reconfigurable Processor IAmE Abstract The Field Programmable Processor Array (FPPA) is a new reconfigurable architecture.
FPGA CAD 10-MAR-2003.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
EDA (Circuits) Overview Paul Hasler. Extent of Circuits (Analog/Digital) Analog ~ 20% of IC market since 1970 Hearing aids Automotive Biomedical Digital.
Local Search. Systematic versus local search u Systematic search  Breadth-first, depth-first, IDDFS, A*, IDA*, etc  Keep one or more paths in memory.
Evolvable Hardware (EHW) Topic Review S08*ENGG*6530 Antony Savich.
ECE 101 Exploring Electrical Engineering Chapter 7 Data Acquisition Herbert G. Mayer, PSU Status 11/30/2015 Derived with permission from PSU Prof. Phillip.
This slide deck is for LPI Academy instructors to use for lectures for LPI Academy courses. ©Copyright Network Development Group Module 10 Understanding.
Reconfigurable Computing1 Reconfigurable Computing Part II.
USING MICROBIAL GENETIC ALGORITHM TO SOLVE CARD SPLITTING PROBLEM.
VLSI Testing Lecture 5: Logic Simulation
Electronics for Physicists
Instructor: Dr. Phillip Jones
Ch 14. Active Vision for Goal-Oriented Humanoid Robot Walking (1/2) Creating Brain-Like Intelligence, Sendhoff et al. (eds), Robots Learning from.
Reconfigurable Hardware
Representation of the evolutionary model.
Packet Classification with Evolvable Hardware Hash Functions
HIGH LEVEL SYNTHESIS.
Electronics for Physicists
M. Kezunovic (P.I.) S. S. Luo D. Ristanovic Texas A&M University
Presentation transcript:

Evolutionary Hardware Dmitry Berenson

What is Evolutionary Hardware? Automated Digital Circuit Design Automated Digital Circuit Design Automated Analog Circuit Design Automated Analog Circuit Design Automated VLSI Layout Design Automated VLSI Layout Design Automated Filter Design Automated Filter Design Automated Controller Design Automated Controller Design Automated Antenna Design Automated Antenna Design Fault Tolerance Fault Tolerance

Previous Work Adrian Thompson (1996) – FPGA Tone Discriminator Adrian Thompson (1996) – FPGA Tone Discriminator Layzell et al. (1998) – Evolvable Motherboard Layzell et al. (1998) – Evolvable Motherboard Flockton and Sheenan (1998) – Intrinsic Evolution of analog circuits on Zetex TRAC chip Flockton and Sheenan (1998) – Intrinsic Evolution of analog circuits on Zetex TRAC chip Stoica and Zebulum ( ) – FPTA and SABLES Stoica and Zebulum ( ) – FPTA and SABLES

Our Goals Evolve a circuit to perform a given task Evolve a circuit to perform a given task Perform on-chip evolution Perform on-chip evolution Introduce new FPAA (Anadigm) to research community Introduce new FPAA (Anadigm) to research community

Why Do Analog? Analog circuit design is more of an art than a science. Analog circuit design is more of an art than a science. –That means it’s really hard. Software simulation has problems Software simulation has problems –Solving circuit equations (differential) takes a lot of CPU time. –Software is still inaccurate –There is an accuracy-to-speed tradeoff for simulation

The Setup FPAA FPAA –Anadigm AN221E04 –Lattice ispPAC30 Computer Computer –Gets Samples –Computes Fitness –Runs Genetic Algorithm –Programs FPAA A/D Converter A/D Converter –Dataq DI-158U The Setup

Anadigm Chip - Features Circuits created according to routing table Circuits created according to routing table Uses Configurable Analog Blocks (CAB) Uses Configurable Analog Blocks (CAB) Dynamically Reprogramable (SRAM) Dynamically Reprogramable (SRAM) CABs can contain multiple modules CABs can contain multiple modules

Anadigm Chip - Modules List of Modules Modules (CAMs) are software “blocks” Modules (CAMs) are software “blocks” Modules correspond to routings in hardware Modules correspond to routings in hardware 28 Modules Total 28 Modules Total Each Module has it’s own settings Each Module has it’s own settings –This will be hard to work with when doing evolution

Anadigm Chip - Procedure Place modules Place modules Make connections Make connections –Another problem: some blocks have more than 2 connections Download to chip Download to chip Placement/Connections can be automated through C++ commands Placement/Connections can be automated through C++ commands –“Not Officially Released” Anadigm Designer Interface

Anadigm Chip – Search Space A CAB can only hold 2-3 modules (CAMs) A CAB can only hold 2-3 modules (CAMs) –a safe number of total modules is around 6 Search space is roughly: Search space is roughly: (28^6)(Connections)(Module Specific Options) = Big The plan: have 6 modules, evolve their type, settings and interconnections The plan: have 6 modules, evolve their type, settings and interconnections

Current Status A/D converter sampling and FPAA iterative programming all running from one MFC application A/D converter sampling and FPAA iterative programming all running from one MFC application Ready to start running Genetic Algorithms Ready to start running Genetic Algorithms Want to start small (only a couple CAMs) Want to start small (only a couple CAMs)

Your Suggestions Representation Representation –Individuals with 6 genes. Gene: (CAM type, connection 1, connection 2, setting 1, setting 2…) Gene: (CAM type, connection 1, connection 2, setting 1, setting 2…) –Variable Length Strings? –Keeping track of CAM types – options and connections –Linkage – any block that has a path to output affects all other blocks following in that path –Fitness Function – sum of errors Applications Applications –Controller –Filter –Arbitrary Function