GeNoLator – Generic Network Simulator Final Presentation Students: Gal Ben-Haim, Dan Blechner Supervisor: Isask'har Walter Winter 08/09 18/08/2009.

Slides:



Advertisements
Similar presentations
Network II.5 simulator ..
Advertisements

IP Router Architectures. Outline Basic IP Router Functionalities IP Router Architectures.
Evaluation of On-Chip Interconnect Architectures for Multi-Core DSP Students : Haim Assor, Horesh Ben Shitrit 2. Shared Bus 3. Fabric 4. Network on Chip.
INTRODUCTION TO SIMULATION WITH OMNET++ José Daniel García Sánchez ARCOS Group – University Carlos III of Madrid.
NetFPGA Project: 4-Port Layer 2/3 Switch Ankur Singla Gene Juknevicius
Presentation of Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip by Christian Neeb and Norbert Wehn and Workload Driven Synthesis.
Software Frame Simulator (SFS) Technion CS Computer Communications Lab (236340) in cooperation with ECI telecom Uri Ferri & Ynon Cohen January 2007.
Emulatore di Protocolli di Routing per reti Ad-hoc Alessandra Giovanardi DI – Università di Ferrara Pattern Project Area 3: Problematiche di instradamento.
Extensible Networking Platform IWAN 2005 Extensible Network Configuration and Communication Framework Todd Sproull and John Lockwood
Lecturer: Sebastian Coope Ashton Building, Room G.18 COMP 201 web-page: Lecture.
Keith Wiles DPACC vNF Overview and Proposed methods Keith Wiles – v0.5.
Color Aware Switch algorithm implementation The Computer Communication Lab (236340) Spring 2008.
Module R R RRR R RRRRR RR R R R R Efficient Link Capacity and QoS Design for Wormhole Network-on-Chip Zvika Guz, Isask ’ har Walter, Evgeny Bolotin, Israel.
NETWORK ON CHIP ROUTER Students : Itzik Ben - shushan Jonathan Silber Instructor : Isaschar Walter Final presentation part A Winter 2006.
NoC Modeling Networks-on-Chips seminar May, 2008 Anton Lavro.
A CHAT CLIENT-SERVER MODULE IN JAVA BY MAHTAB M HUSSAIN MAYANK MOHAN ISE 582 FALL 2003 PROJECT.
Network based System on Chip Final Presentation Part B Performed by: Medvedev Alexey Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.
1 Evgeny Bolotin – Efficient Routing, DATE 2007 Routing Table Minimization for Irregular Mesh NoCs Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny.
MICRO-MODEM RELIABILITY SOLUTION FOR NOC COMMUNICATIONS Arkadiy Morgenshtein, Evgeny Bolotin, Israel Cidon, Avinoam Kolodny, Ran Ginosar Technion – Israel.
Network based System on Chip Part A Performed by: Medvedev Alexey Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.
1 Multi - Core fast Communication for SoPC Multi - Core fast Communication for SoPC Technion – Israel Institute of Technology Department of Electrical.
1 Link Division Multiplexing (LDM) for NoC Links IEEE 2006 LDM Link Division Multiplexing Arkadiy Morgenshtein, Avinoam Kolodny, Ran Ginosar Technion –
1 Evgeny Bolotin – ClubNet Nov 2003 Network on Chip (NoC) Evgeny Bolotin Supervisors: Israel Cidon, Ran Ginosar and Avinoam Kolodny ClubNet - November.
1 E. Bolotin – The Power of Priority, NoCs 2007 The Power of Priority : NoC based Distributed Cache Coherency Evgeny Bolotin, Zvika Guz, Israel Cidon,
Matnet – Matlab Network Simulator for TinyOS Alec WooTerence Tong July 31 st, 2002.
WSN Simulation Template for OMNeT++
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
1 Evgeny Bolotin – ICECS 2004 Automatic Hardware-Efficient SoC Integration by QoS Network on Chip Electrical Engineering Department, Technion, Haifa, Israel.
Color Aware Switch algorithm implementation The Computer Communication Lab (236340) Spring 2008.
Dragonfly Topology and Routing
Performance and Power Efficient On-Chip Communication Using Adaptive Virtual Point-to-Point Connections M. Modarressi, H. Sarbazi-Azad, and A. Tavakkol.
Computer System Lifecycle Chapter 1. Introduction Computer System users, administrators, and designers are all interested in performance evaluation. Whether.
High Performance Embedded Computing © 2007 Elsevier Lecture 16: Interconnection Networks Embedded Computing Systems Mikko Lipasti, adapted from M. Schulte.
OMNET++. Outline Introduction Overview The NED Language Simple Modules.
The Design Discipline.
Chapter 2 – X.25, Frame Relay & ATM. Switched Network Stations are not connected together necessarily by a single link Stations are typically far apart.
TO p. 1 Spring 2006 EE 5304/EETS 7304 Internet Protocols Tom Oh Dept of Electrical Engineering Lecture 9 Routers, switches.
4/2/03I-1 © 2001 T. Horton CS 494 Object-Oriented Analysis & Design Software Architecture and Design Readings: Ambler, Chap. 7 (Sections to start.
©Ian Sommerville 2000 Software Engineering, 6th edition. Chapter 10Slide 1 Architectural Design l Establishing the overall structure of a software system.
1 Next Few Classes Networking basics Protection & Security.
 Protocols used by network systems are not effective to distributed system  Special requirements are needed here.  They are in cases of: Transparency.
Author : Jing Lin, Xiaola Lin, Liang Tang Publish Journal of parallel and Distributed Computing MAKING-A-STOP: A NEW BUFFERLESS ROUTING ALGORITHM FOR ON-CHIP.
Data and Computer Communications Circuit Switching and Packet Switching.
Salim Hariri HPDC Laboratory Enhanced General Switch Management Protocol Salim Hariri Department of Electrical and Computer.
Architectural Design lecture 10. Topics covered Architectural design decisions System organisation Control styles Reference architectures.
Congestion Control Ian Colloff LWG San Francisco September 25, 2006.
©Ian Sommerville 2000 Software Engineering, 6th edition. Chapter 10Slide 1 Architectural Design l Establishing the overall structure of a software system.
Simulation of the OLSRv2 Protocol First Report Presentation.
1 Optical Packet Switching Techniques Walter Picco MS Thesis Defense December 2001 Fabio Neri, Marco Ajmone Marsan Telecommunication Networks Group
Interconnect simulation. Different levels for Evaluating an architecture Numerical models – Mathematic formulations to obtain performance characteristics.
Interconnect simulation. Different levels for Evaluating an architecture Numerical models – Mathematic formulations to obtain performance characteristics.
Axel Jantsch 1 Networks on Chip Axel Jantsch 1 Shashi Kumar 1, Juha-Pekka Soininen 2, Martti Forsell 2, Mikael Millberg 1, Johnny Öberg 1, Kari Tiensurjä.
Run-time Adaptive on-chip Communication Scheme 林孟諭 Dept. of Electrical Engineering National Cheng Kung University Tainan, Taiwan, R.O.C.
Modeling and Simulating Time- Sensitive Networking Harri Laine.
1 3/3/04 Update Virtual Prototyping of Advanced Space System Architectures based on RapidIO Principal Investigator: Dr. Alan D. George OPS Graduate Assistants:
Module R R RRR R RRRRR RR R R R R Access Regulation to Hot-Modules in Wormhole NoCs Isask’har (Zigi) Walter Supervised by: Israel Cidon, Ran Ginosar and.
Interconnect Networks Basics. Generic parallel/distributed system architecture On-chip interconnects (manycore processor) Off-chip interconnects (clusters.
Multi-objective Topology Synthesis and FPGA Prototyping Framework of Application Specific Network-on-Chip m Akram Ben Ahmed Xinyu LI, Omar Hammami.
Advanced Processor Group The School of Computer Science A Dynamic Link Allocation Router Wei Song, Doug Edwards Advanced Processor Group The University.
1 Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Instructor: Evgeny Fiksman Students: Meir.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
Virtual-Channel Flow Control William J. Dally
Network On Chip Cache Coherency Final presentation – Part A Students: Zemer Tzach Kalifon Ethan Kalifon Ethan Instructor: Walter Isaschar Instructor: Walter.
Slide 1 Chapter 8 Architectural Design. Slide 2 Topics covered l System structuring l Control models l Modular decomposition l Domain-specific architectures.
VIRTUAL NETWORK PIPELINE PROCESSOR Design and Implementation Department of Communication System Engineering Presented by: Mark Yufit Rami Siadous.
Fermilab Scientific Computing Division Fermi National Accelerator Laboratory, Batavia, Illinois, USA. Off-the-Shelf Hardware and Software DAQ Performance.
Network Processing Systems Design
Azeddien M. Sllame, Amani Hasan Abdelkader
Israel Cidon, Ran Ginosar and Avinoam Kolodny
Presentation transcript:

GeNoLator – Generic Network Simulator Final Presentation Students: Gal Ben-Haim, Dan Blechner Supervisor: Isask'har Walter Winter 08/09 18/08/2009

GeNolator - QNoC Simulator2 Agenda Background Project Goals Project Overview Network Architecture SW Architecture Conclusion

GeNolator - QNoC Simulator3 Key Definitions QoS – Quality of Service. Network Object – any network component (router, node, link). Packet – data/control message from one network object to another. Flit – Packet’s building block, smaller group of bits. S.L – Service Level.

GeNolator - QNoC Simulator4 Background Today - SOC (System On Chip) use BUS for inner chip communication. Future - QNoC (QoS Network on Chip) - revolutionary communication protocol for SOC. QNoC - experimental design, depends heavily on simulation for development and methodologies testing.

GeNolator - QNoC Simulator5 Background - QNoC diagram

GeNolator - QNoC Simulator6 The Need Current solution - general network simulator, licensed, expensive, slow, many patches. Our Solution - open source, fast, dedicated QNoC simulator.

GeNolator - QNoC Simulator7 Project Goals Creating an open source generic simulator for QNoC High Modularity Maximum flexibility (minimum fixed parameters) Full Documentation Verification & Evaluation Simulator will be the base for future QNoC implementations simulations.

GeNolator - QNoC Simulator8 Architectural Design Event-driven. All events implemented using messages Built from QNoC’s basic building blocks: generator, sink, link and router. System definitions read from external file. Packets randomly generated in generator with random sink destinations. Message sending is based on credits. Every generation, transmission and reception of packets is documented in output file.

GeNolator - QNoC Simulator9 Network Architecture IN OUT IN OUT ROUTER GENERATOR SINK IN OUT IN OUT ROUTER SINK GENERATOR LINK LINK MSG

GeNolator - QNoC Simulator10 Software Architecture User input (ini file) Output File Init (building database) Network Simulation

GeNolator - QNoC Simulator11 SW Arch. – Network Simulation generatorSinkRouterLink Event Queue EVT time:xx EVT time:xx EVT time:xx EVT time:xx EVT time:xx EVT time:xx EVT time:xx EVT time:xx EVT time:xx LOG (output file)

GeNolator - QNoC Simulator12 Class Diagram Node Virtual Init ( ); Virtual handle_msg ( ); Get_id ( ); Get_xy ( ); …… Router Init ( ); handle_msg ( ); Routing_func ( ); Check_route ( ); …… Sink Init ( ); handle_msg ( ); Receive_msg ( ); Link Init ( ); handle_msg ( ); Get_latency ( ); Get_bw ( ); …… Generator Init ( ); handle_msg ( ); Generate_pkt ( ); Inc_credits ( ); ……

GeNolator - QNoC Simulator13 Event list Insert_event ( ); Delete_event ( ); static list ev_list; …… Packet Get_type ( ); Get_sl ( ); List flits_; …… Class Diagram Event Get_type ( ); Ger_sndr ( ); …… Flit Get_type ( ); Get_sl ( ); ……

GeNolator - QNoC Simulator14 Event Queue (Event Driven Simulation Engine) control and advance trough simulation. Store all Events: flit arrived, try to send flit, credits messages and more. Events ordered by future execution time. EVT time:xx EVT time:xx EVT time:xx EVT time:xx EVT time:xx Event Get_type ( ); Ger_sndr ( ); …… Event list Insert_event ( ); Delete_event ( ); ……

GeNolator - QNoC Simulator15 Generator Generates packets - length, destination, sending time. statistical function (uniformly distributed) calculates length and send time. Control (generate packet, send flit) by events. Generator Init ( ); handle_msg ( ); Generate_pkt ( ); Inc_credits ( ); ……

GeNolator - QNoC Simulator16 Sink Receives flits, assembles it to packets and writes to log. Sink Init ( ); handle_msg ( ); Receive_msg ( ); Flit Get_type ( ); Get_sl ( ); …… Packet Get_type ( ); Get_sl ( ); ……

GeNolator - QNoC Simulator17 Link Connects between any 2 other network objects (generator, sink, router). Link simulation based on user input of BW, latency, basic time unit (for link busy calculation). Link Init ( ); handle_msg ( ); Get_latency ( ); Get_bw ( ); ……

GeNolator - QNoC Simulator18 Router 4 inputs, 4 outputs. Routes flits according to XY routing function, S.L priority, and round robin to prevent starvation. Load balance of link partner is based on credits. Enables QoS by giving routing priority to high S.L flits above low S.L flits. Router Init ( ); handle_msg ( ); Routing_func ( ); Check_route ( ); ……

GeNolator - QNoC Simulator19 Simulator Modularity Adding functionality to simulated hardware is very easy. Example1: changing routing algorithm –Replace ‘routing_func’ method in router.cpp with new implementation Example2: add more S.L: –Change defined SL_num parameter in global.h Example3: change link modulation: –Replace ‘get_delay’ method implementation in link.cpp

GeNolator - QNoC Simulator20 Coding Procedures VIRTUAL functions in parent classes - enforce rules on future code additions Using standard STL library Event Driven, no polling Emphasis on faster run time: –Not using managed code (simple C++) –Simple hierarchies –Using initializer list feature –Return Value Optimization (RVO) –Inlining (more memory, less run rime)

GeNolator - QNoC Simulator21 Output log example Simple Network setup: Part of the log (all events shown) [time] [node_id] [action performed] node_2: routing FLIT from node:4 to node: node_5: passing FLIT from node:2 to node: node_1: sent flt type=2 of pkt 31 to link node_id= node_3: received flit type= node_1: increasing credits by node_4: passing FLIT from node:1 to node: node_2: routing FLIT from node:4 to node: node_5: passing FLIT from node:2 to node: node_1: generated pkt node_id=1 sl=1 length=4 dst= node_1: sent flt type=0 of pkt 32 to link node_id= node_4: passing FLIT from node:1 to node: node_3: received flit type=1 ROUTER GENERATOR SINK

GeNolator - QNoC Simulator22 Work Left Testing & verification Separating log messages to layers by importance Writing project book

GeNolator - QNoC Simulator23 Conclusions The most complicated module is the router – should be built at the beginning. Starting from a simple simulator helps to better understand the system. Writing your own simulator allows for fast/easy feature addition and maintains structural hierarchy.

GeNolator - QNoC Simulator24 Points For Future Expansion Generator - Add different statistic generation models Router – Support more S.L, add different routing function, links load balancing. Multithreading ? Log – interactive display to support our logging layers

GeNolator - QNoC Simulator25 Gratitude's Thanks to Zigi for helping and mentoring us through the different stages of the project. Thanks to SW lab for the facilities. Thanks to Ilana. Project is based on the article: “QNoC: QoS architecture and design process for Network on Chip” by Evgeny Bolotin, Israel Cidon, Ran Ginosar and Avinoam Kolodny. Diagrams are borrowed from QNoC2003 article link to article:

GeNolator - QNoC Simulator26 Backup1 – Router Architecture

GeNolator - QNoC Simulator27 Backup2 – Router Data Flow