EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan.

Slides:

Advertisements

Similar presentations

Selected Design Topics. Integrated Circuits Integrated circuit (informally, a chip) is a semiconductor crystal (most often silicon) containing the electronic.

Advertisements

Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.

1 Lecture 16 Timing  Terminology  Timing issues  Asynchronous inputs.

Registers and Counters

Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.

Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.

Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.

4bit Parallel to Serial Data Stream Converter By Ronne Abat Johnny Liu.

EE42/100 Fall 2005 Prof. Fearing 1 Week 12/ Lecture 22 Nov. 17, Overview of Digital Systems 2.CMOS Inverter 3.CMOS Gates 4.Digital Logic 5.Combinational.

CS 300 – Lecture 3 Intro to Computer Architecture / Assembly Language Sequential Circuits.

4-bit Grey Code Converter with Counter Lincoln Chin Dat Tran Thao Nguyen Tien Huynh.

San Jose State University Electrical Engineering EE Bit Serial to Parallel Converter Prof. David Parent, PhD Members: Quang Ly Derek Kwong Hector.

Embedded Systems Hardware:

11/16/2004EE 42 fall 2004 lecture 331 Lecture #33: Some example circuits Last lecture: –Edge triggers –Registers This lecture: –Example circuits –shift.

Logic and Computer Design Fundamentals Registers and Counters

San Jose State University Department of Electrical Engineering 4-BIT SERIAL TO PARALLEL CONVERTER EE 166, CMOS DIGITAL INTEGRATED CIRCUIT FINAL PROJECT.

ENGIN112 L27: Counters November 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 27 Counters.

FUNCTIONAL OVERVIEW Design a synchronous 4-bit up and down counter Operates at 25MHz on the positive edge of the clock Designed to drive a 10pF capacitive.

EE166 Project Frequency Dividers. Group Members Hengky Chandrahalim Toai Nguyen Mike Tjuatja.

CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.

4 Bit Serial to Parallel Data Stream Converter Vinaya Anne Kristy Lypen Michael Scheel Victor Zavaleta Vinaya Anne Kristy Lypen Michael Scheel Victor Zavaleta.

Sequential Circuit Introduction to Counter

A.Abhari CPS2131 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers:

Sequential logic and systems

SEQUENTIAL CIRCUITS USING TTL 74XX ICS

Chapter 1_4 Part II Counters

1 Sequential Circuits Registers and Counters. 2 Master Slave Flip Flops.

Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.

EE345: Introduction to Microcontrollers Register and Counters Prof. Ahmad Abu-El-Haija.

Registers and Counters

Registers and Counters

1 Registers and Counters A register consists of a group of flip-flops and gates that affect their transition. An n-bit register consists of n-bit flip-flops.

Rabie A. Ramadan Lecture 3

Digital Design: Principles and Practices

Designing of a D Flip-Flop Final Project ECE 491.

2017/4/24 CHAPTER 6 Counters Chapter 5 (Sections )

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.

ENG241 Digital Design Week #8 Registers and Counters.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

CHAPTER 8 - COUNTER -.

Computer Organization & Programming Chapter 5 Synchronous Components.

Synchronous Counters Synchronous digital counters have a common clock which results in all the flip-flops being triggered simultaneously. Consequently,

CS 352 : Computer Organization and Design University of Wisconsin-Eau Claire Dan Ernst Latches & Flip-Flops.

CE1110: Digital Logic Design Sequential Circuits.

Sequential logic circuits

Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.

Counters and Registers Synchronous Counters. 7-7 Synchronous Down and Up/Down Counters  In the previous lecture, we’ve learned how synchronous counters.

COUNTERS Why do we need counters?

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

 Flip-flops are digital logic circuits that can be in one of two states.  Flip-flops maintain their state indefinitely until an input pulse called a.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.

Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.

1 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers: parallel and.

Shift Register Counters

End OF Column Circuits – Design Review

Class Exercise 1B.

EKT 221 : Digital 2 COUNTERS.

Sequential Logic Counters and Registers

FIGURE 5.1 Block diagram of sequential circuit

Sequential Circuit: Counter

INTRODUCTION Overview of Shift Registers

DIGITAL ELECTRONICS THEME 7: Register structures – with parallel input, with serial input. Shift registers – reversible, cycle. Register structures are.

Latches and Flip-flops

Elec 2607 Digital Switching Circuits

COE 202: Digital Logic Design Sequential Circuits Part 4

29-Nov-18 Counters Chapter 5 (Sections ).

ECE 3130 – Digital Electronics and Design

CSE 370 – Winter Sequential Logic-2 - 1

SYEN 3330 Digital Systems Chapter 7 – Part 1 SYEN 3330 Digital Systems.

Outline Registers Counters 5/11/2019.

Presentation transcript:

EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan

Objectives To build a 4-bit serial to parallel converter. Use cadence to design and test our converter circuit. Use cadence to layout our design.

Design Functionality Circuit will take serial data stream at 25mhz and convert to a 4-bit parallel bit stream every 4 clock cycles.

Design Specifications Circuit operates on positive edge of clock. All data registers set to logic 0 upon reset going low. Output buffers can drive 10pf load. Minimized clock skew. Fabrication using AMI16 process. Power consumption of entire design less than 500mw. Equal high and low noise margins of V switchingTH =2.5V within 10%. Whole design must fit in a 40mil 2 area.

D Flip Flop 4 D flip-flops are implemented into the converter. Each flip-flop produces a single output which is read as part of a parallel sequence. Used master-slave D-latches for positive edge transition.

Schmitt Trigger Input stage to give our converter noise immunity. V switchingTH should be equal to 2.5V with in 10%.

Super Buffer Output stage used to allow our design to drive a 10pf load with minimal signal propagation delay time.

Converter Design Includes Schmitt trigger, 4 D flip- flops, and 4 super buffers. Area of design is 1700um X 900um. Clock skew is minimized in layout. Design functionality specifications satisfied.

Power Circuitry for measuring power. Our power consumption is 248mw for one period, which satisfies the specification requirement of 500mw for one period.

Conclusion 4-bit serial to parallel converter achieved. Design flow. Converter test bench. Questions?!!