Provably Good Global Buffering Using an Available Buffer Block Plan F. F. Dragan (Kent) A. B. Kahng (UCLA) I. Mandoiu (Gatech) S. Muddu (Silicon graphics)

Slides:



Advertisements
Similar presentations
ECE Longest Path dual 1 ECE 665 Spring 2005 ECE 665 Spring 2005 Computer Algorithms with Applications to VLSI CAD Linear Programming Duality – Longest.
Advertisements

OCV-Aware Top-Level Clock Tree Optimization
Linear Programming (LP) (Chap.29)
The Randomization Repertoire Rajmohan Rajaraman Northeastern University, Boston May 2012 Chennai Network Optimization WorkshopThe Randomization Repertoire1.
1 Advancing Supercomputer Performance Through Interconnection Topology Synthesis Yi Zhu, Michael Taylor, Scott B. Baden and Chung-Kuan Cheng Department.
1 Interconnect Layout Optimization by Simultaneous Steiner Tree Construction and Buffer Insertion Presented By Cesare Ferri Takumi Okamoto, Jason Kong.
F.F. Dragan (Kent State) A.B. Kahng (UCSD) I. Mandoiu (UCLA) S. Muddu (Sanera Systems) A. Zelikovsky (Georgia State) Provably Good Global Buffering by.
© Yamacraw, 2001 Minimum-Buffered Routing of Non-Critical Nets for Slew Rate and Reliability A. Zelikovsky GSU Joint work with C. Alpert.
Minimum-Buffered Routing of Non- Critical Nets for Slew Rate and Reliability Control Supported by Cadence Design Systems, Inc. and the MARCO Gigascale.
Interval packing problem Multicommodity demand flow in a line Jian Li Sep
CSC 2300 Data Structures & Algorithms April 17, 2007 Chapter 9. Graph Algorithms.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
F.F. Dragan (Kent State) A.B. Kahng (UCSD) I. Mandoiu (UCLA/UCSD) S. Muddu (Sanera Systems) A. Zelikovsky (Georgia State) Practical Approximation Algorithms.
Network Design Adam Meyerson Carnegie-Mellon University.
Implicit Hitting Set Problems Richard M. Karp Harvard University August 29, 2011.
F.F. Dragan (Kent State) A.B. Kahng (UCSD) I. Mandoiu (Georgia Tech/UCLA) S. Muddu (Silicon Graphics) A. Zelikovsky (Georgia State) Provably Good Global.
An Approximation Algorithm for Requirement cut on graphs Viswanath Nagarajan Joint work with R. Ravi.
Symmetric Connectivity With Minimum Power Consumption in Radio Networks G. Calinescu (IL-IT) I.I. Mandoiu (UCSD) A. Zelikovsky (GSU)
Non-tree Routing for Reliability & Yield Improvement A.B. Kahng – UCSD B. Liu – Incentia I.I. Mandoiu – UCSD Work supported by Cadence, MARCO GSRC, and.
Routing algorithms, all distinct routes, ksp, max-flow, and network flow LPs W. D. Grover TRLabs & University of Alberta © Wayne D. Grover 2002, 2003 E.
Floorplan Evaluation with Timing-Driven Global Wireplanning, Pin Assignment and Buffer / Wire Sizing Christoph Albrecht Synopsys, Inc., Mountain View formerly.
ECE Synthesis & Verification 1 ECE 667 ECE 667 Synthesis and Verification of Digital Systems Retiming.
Ion I. Mandoiu Ph.D. Defense of Research August 11, 2000 Approximation Algorithms for VLSI Routing.
Approximation Algorithms: Bristol Summer School 2008 Seffi Naor Computer Science Dept. Technion Haifa, Israel TexPoint fonts used in EMF. Read the TexPoint.
Introduction to Routing. The Routing Problem Apply after placement Input: –Netlist –Timing budget for, typically, critical nets –Locations of blocks and.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
Escape Routing For Dense Pin Clusters In Integrated Circuits Mustafa Ozdal, Design Automation Conference, 2007 Mustafa Ozdal, IEEE Trans. on CAD, 2009.
Global Routing. Global routing:  To route all the nets, should consider capacities  Sequential −One net at a time  Concurrent −Order-independent 2.
Introduction to Operations Research
Global Routing.
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
1 Introduction to Approximation Algorithms. 2 NP-completeness Do your best then.
A Polynomial Time Approximation Scheme For Timing Constrained Minimum Cost Layer Assignment Shiyan Hu*, Zhuo Li**, Charles J. Alpert** *Dept of Electrical.
Solving Hard Instances of FPGA Routing with a Congestion-Optimal Restrained-Norm Path Search Space Keith So School of Computer Science and Engineering.
June 21, 2007 Minimum Interference Channel Assignment in Multi-Radio Wireless Mesh Networks Anand Prabhu Subramanian, Himanshu Gupta.
Low-Power Gated Bus Synthesis for 3D IC via Rectilinear Shortest-Path Steiner Graph Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, and Shih-Hung Weng UC San.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 8 Lecture 8 Network Flow Based Modeling Mustafa Ozdal Computer Engineering Department,
Thermal-aware Steiner Routing for 3D Stacked ICs M. Pathak and S.K. Lim Georgia Institute of Technology ICCAD 07.
IO CONNECTION ASSIGNMENT AND RDL ROUTING FOR FLIP-CHIP DESIGNS Jin-Tai Yan, Zhi-Wei Chen 1 ASPDAC.2009.
Register Placement for High- Performance Circuits M. Chiang, T. Okamoto and T. Yoshimura Waseda University, Japan DATE 2009.
Master Method (4. 3) Recurrent formula T(n) = a  T(n/b) + f(n) 1) if for some  > 0 then 2) if then 3) if for some  > 0 and a  f(n/b)  c  f(n) for.
Another story on Multi-commodity Flows and its “dual” Network Monitoring Rohit Khandekar IBM Watson Joint work with Baruch Awerbuch JHU TexPoint fonts.
CSE 589 Part VI. Reading Skiena, Sections 5.5 and 6.8 CLR, chapter 37.
1 A Min-Cost Flow Based Detailed Router for FPGAs Seokjin Lee *, Yongseok Cheon *, D. F. Wong + * The University of Texas at Austin + University of Illinois.
Multicommodity flow, well-linked terminals and routing problems Chandra Chekuri Lucent Bell Labs Joint work with Sanjeev Khanna and Bruce Shepherd Mostly.
CS223 Advanced Data Structures and Algorithms 1 Maximum Flow Neil Tang 3/30/2010.
Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs M. M. Ozdal and R. F. Hentschke Intel Corporation ICCAD 2012.
BOB-Router: A New Buffering-Aware Global Router with Over-the-Block Routing Resources Yilin Zhang1, Salim Chowdhury2 and David Z. Pan1 1 Department of.
Implicit Hitting Set Problems Richard M. Karp Erick Moreno Centeno DIMACS 20 th Anniversary.
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 8 Lecture 8 Network Flow Based Modeling Mustafa Ozdal Computer Engineering Department,
© Yamacraw, 2002 Symmetric Minimum Power Connectivity in Radio Networks A. Zelikovsky (GSU) Joint work with Joint work with.
© Yamacraw, Fall 2002 Power Efficient Range Assignment in Ad-hoc Wireless Networks E. Althous (MPI) G. Calinescu (IL-IT) I.I. Mandoiu (UCSD) S. Prasad.
Algorithm Design Methods 황승원 Fall 2011 CSE, POSTECH.
System in Package and Chip-Package-Board Co-Design
Introduction to Multiple-multicast Routing Chu-Fu Wang.
Approximation Algorithms based on linear programming.
VLSI Physical Design Automation
Solving bucket-based large flow allocation problems
Data Driven Resource Allocation for Distributed Learning
Approximation algorithms
1.3 Modeling with exponentially many constr.
1.206J/16.77J/ESD.215J Airline Schedule Planning
Quality of Service in Multimedia Distribution
TRLabs & University of Alberta © Wayne D. Grover 2002, 2003, 2004
Automated Layout and Phase Assignment for Dark Field PSM
Maximum Flow Neil Tang 4/8/2008
The Greedy Approach Young CS 530 Adv. Algo. Greedy.
Under a Concurrent and Hierarchical Scheme
Presentation transcript:

Provably Good Global Buffering Using an Available Buffer Block Plan F. F. Dragan (Kent) A. B. Kahng (UCLA) I. Mandoiu (Gatech) S. Muddu (Silicon graphics) A. Zelikovsky (GSU)

2 ISMP’2000 Outline  Global routing via buffer blocks  Global buffering problem  Integer multicommodity flow formulation (MCF)  Approximation of node-capacitated MCF  Rounding fractional MCF  Implemented heuristics  Experimental results  Extensions & Conclusions

3 ISMP’2000 Global routing via buffer blocks  (V)DSM  buffering all global nets  Block methodology  buffers outside blocks  Buffer blocks use less routing/area resources (RAR) RAR(2-buffer block) =   RAR(buffer) RAR(2-buffer block) =   RAR(buffer)   0.8 for high-end designs   0.8 for high-end designs  Buffer block planning: Given circuit block placement and global netlist Given circuit block placement and global netlist Plan shape/location of buffer blocks minimally impacting existing floorplan Plan shape/location of buffer blocks minimally impacting existing floorplan

4 ISMP’2000 Global buffering problem BB

5 ISMP’2000 Global buffering problem  Given planar region with rectangular obstacles containing buffer blocks with given capacity planar region with rectangular obstacles containing buffer blocks with given capacity set of 2-pin nets (s(k),t(k)), each net has set of 2-pin nets (s(k),t(k)), each net has t non-negative importance (criticality) coefficient t parity requirement = parity on # buffers b/w source and sink t maximum # buffers b/w source and sink  Route given nets maximizing total importance s.t. distances b/w repeaters (pins) are in given interval [L,U] distances b/w repeaters (pins) are in given interval [L,U] # buffers for any net satisfy given constraints # buffers for any net satisfy given constraints # of nets passing through buffer block  capacity # of nets passing through buffer block  capacity

6 ISMP’2000 Global buffering problem BB

7 ISMP’2000 Integer MCF formulation  Graph G=(V,E), V=pins+BB’s, E = legal edges  P(k) = set of legal (s(k),t(k)) paths  P = union P(k)  q(p,v)= 0 if v  p; = 1 if v  p; = 2 if loop vv  p maximize  { f(p) | p  P} subject to  { q(p,v)  f(p) | p  P}  c(v) v  V f(p)  {0,1} p  P f(p)  {0,1} p  P

8 ISMP’2000 Approximation of node-capacitated MCF  Garg/Konemann & Fleisher   -MCF algorithm w(v) = , f(k,v) = 0 for all v in V and k = 1,…,K w(v) = , f(k,v) = 0 for all v in V and k = 1,…,K For i = 1 to N do For i = 1 to N do t for k = 1,…,K do t find shortest path p in P(k) t while w(p) < min{ 1,  (1+2  )^i} do u f= f+1 u for all v in p f(k, v) = f(k,v)+1 (+2 if v is loop in p) u find p shortest path in P(k) output f/N and f(k,v)/N for all v in V and k = 1,…,K output f/N and f(k,v)/N for all v in V and k = 1,…,K   -MCF algorithm is (1+ 8  )-approximation

9 ISMP’2000 Rounding fractional MCF  Raghavan-Thompson: random walk from source probability of choosing an arc/node proport. node flow probability of choosing an arc/node proport. node flow  Probability of routing net proportional net flow  Algorithm decrease flow by (1-  ) decrease flow by (1-  ) route nets with randomized rounding route nets with randomized rounding  With high probability no node capacity violations

10 ISMP’2000 Greedy deletion/addition  Greedy addition routing if there exists (s(i)-t(i))-path satisfying constraints if there exists (s(i)-t(i))-path satisfying constraints t find shortest path t decrement capacity of all nodes on path t if capacity of node = 0, then delete it from graph  Greedy deletion = opposite to addition

11 ISMP’2000 Implemented heuristics   -MCF algorithm with greedy enhancement solve fractional MCF with  approximation solve fractional MCF with  approximation round fractional solution via random walks round fractional solution via random walks apply greedy deletion/addition to get feasible solution apply greedy deletion/addition to get feasible solution  1-shot heuristic assign weight w=1 to each BB assign weight w=1 to each BB repeat until total overused capacity does not decrease repeat until total overused capacity does not decrease t for each pair find shortest path t for each BB r increase weight by w  c(r) / C(r) apply greedy deletion/addition to get feasible solution apply greedy deletion/addition to get feasible solution

12 ISMP’2000 Experimental results # nets Greedy 1-shot  -MCF  =0.16  =0.02  =0.16  =  Catching fully routable instances  Reduce manual work when unroutable

13 ISMP’2000 Extensions/Conclusions  Enhancing with edge capacities = channel capacity  Multi-pin nets => Steiner trees in dags approximate directed Steiner trees approximate directed Steiner trees rounding of trees: reduction to random walks rounding of trees: reduction to random walks  Combining with compaction increasing/decreasing capacities increasing/decreasing capacities sum-capacity constraints sum-capacity constraints  Covering LP approximation improves drastically many routing parameters

14 ISMP’2000 Combining with compaction BB