Power Distribution -FPGA (3.3V, 5V, 12V) -OEM (5V) -Connector Board (3.3V, 5V, 12V) -DC to DC Converter(s) -Power In is 9-36V -Either buy converter(s)

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

RIT Senior Design Project D3 Engineering Camera Platform Friday October 9, :30 to 1:00pm.
EXTERNAL COMMUNICATIONS DESIGNING AN EXTERNAL 3 BYTE INTERFACE Mark Neil - Microprocessor Course 1 External Memory & I/O.
Shift Register Application Chapter 22 Subject: Digital System Year: 2009.
8xADC AMC board Tomasz Klonowski Warsaw University of Technology PERG – ISE
ESODAC Study for a new ESO Detector Array Controller.
External Interfaces and the Connector Board Interfaces Specified Originally 2x Camera Link camera2x Gigabit Ethernet camera Power Supply (9V to 36V)10/100.
Power Distribution FPGADDR2 OEM Board Flash MEMSSDINSD3 Cameras Connector Board 1.2V1.8V5V3.3V 3.3V, 5V, 12V 15V3.3V9-36V.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Connector Board Meets customer need 6. Accept data from auxiliary external cameras and INS units Power Input Regulation Monitoring.
Wireless Digital Audio Transmission Senior Design Project Summer 2002 E. Donnelly, K. Khan, S. Owen D. Choy Dr. H. Lam.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
“A board for LKr trigger interface and proto-L0TP” G.Lamanna (CERN) NA62 Collaboration Meeting in Brussels LKr-WG
PC 232 Serial Ports Ports –Connectors at back of PC –Plus related internal electronics to send/receive PC 232 Serial Port –Follows EIA/TIA 232 standards.
Computer Ports Discussion
IEEE-1394 Data Link Design Review Sherry Womack Erik Pace ECE 4040 Dr. Martin Brooke.
Critical Design Review 27 February 2007 Black Box Car System (BBCS) ctrl + z: Benjamin Baker, Lisa Furnish, Chris Klepac, Benjamin Mauser, Zachary Miers.
Figure 1-2 Inside the computer case
“ Analyzer for 40Gbit Ethernet “ (Bi-semestrial project) Executers: פריד מחאג ' נה Farid Mahajna Husam Kadan חוסאם קעדאן Instructor:
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
GBT K-band Focal Plane Array Monitor and Control Interface, Cryogenic LNA Bias System February 27, 2008.
Network and Systems Laboratory nslab.ee.ntu.edu.tw 2010/12/10Wireless Sensor Network And Labs fall
Organization of a computer: The motherboard and its components.
DCS Detector Control System Hardware Dirk Gottschalk Volker Kiworra Volker Lindenstruth Vojtech Petracek Marc Stockmeier Heinz Tilsner Chair of Computer.
Exercise 2 The Motherboard
FSS Review 18th August Opto-isolator:Opto-isolator: Top 4 frequency bits set by DIP switchTop 4 frequency bits set by DIP switch FPGA controls bits.
Nectar F2F, Barcelona /23/2015K.-H. Sulanke, DESY1 The Digital Trigger Backplane Rev. 2 power ethernet Frontend board connector L0 in /out and...
Chicago Meeting, /8/2015K.-H. Sulanke, DESY1 Digital Camera Trigger Status May 2013 K.-H. Sulanke DESY.
Digitization When data acquisition hardware receives an analog signal it converts it to a voltage. An A/D (analog-to-digital) converter then digitizes.
Beam phase and intensity measurement Grzegorz Kasprowicz Richard Jacobsson.
C.Schrader; Oct 2008, CBM Collaboration Meeting, Dubna, Russia R/O concept of the MVD demonstrator C.Schrader, S. Amar-Youcef, A. Büdenbender, M. Deveaux,
© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 3 – The Motherboard.
Shift Registers pp Shift Registers Capability to shift bits ♦ In one or both directions Why? ♦ Part of standard CPU instruction set ♦ Cheap.
SPD Control Board 16th February SPD Control Board (VFE control and SPD multiplicity) VFE’s control (I2C communication: SDA,SCL; clock; reset/trigger.
Design of a Novel Bridge to Interface High Speed Image Sensors In Embedded Systems Tareq Hasan Khan ID: ECE, U of S Term Project (EE 800)
 Cycle 1 Accomplishments  Cycle 1 Obstacles  Box Design Changes  Fingerprint Scanner Interface  Locking Mechanism Design  Motion Detector System.
TPTTDO (Daisy Chain b/w FPGAs) TPTTDO Probe for JTAG TPTTMS TPTDI TPTCLK.
High Voltage 8- Channel Board [HV8CB] Vihtori Virta Design Review.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
22/11/2005A. Blas1 DSP Board data bus timing There are two types of data transfer within the DSP board: Lead by the DSP Lead by the VME master. A dedicated.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
TALK, LKr readout and the rest… R. Fantechi, G. Lamanna 15/12/2010.
Semester One 2001/2002 Sheffield Hallam University1 What does a PC do? computers collect, process, store, and communicate information Collect via input.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Orsay’s proposition for the L2  trigger system detailed description of the architecture distribution of the work costs schedule firmware Bernard Lavigne,
1 SysCore for N-XYTER Status Report Talk by Dirk Gottschalk Kirchhoff Institut für Physik Universität Heidelberg.
FEE Electronics progress PCB layout 18th March 2009.
ULTRA LOW CURRENT MEASUREMENT SYSTEM. A full diagram of a mass spectrometer.
BER-tester for GEB board. Main components&restrictions TLK2501 serializer/deserializer/pseudo random generator Genesys FPGA development board Multiplexer.
Ports and Connectors By Karina Hackett Overview: Ports are also known as sockets, and are located at the back of a system unit. Connectors are the parts.
Intro. Interfacing & Electronics 1 Interfacing Introduction.
ECE 554 Miniproject Spring
Tiltmeter, Compass,Temperature modules for the PPM.
TFT-LCD Display + Camera
TRANSMISSION LINE MULTIPLE FAULT DETECTION AND INDICATION TO EB
HW & SW Overview  What’s UNO  Hardware  Specification  Installing IDE  Programming  Compiling.
Backplanes for Analog Modular Cameras EVO meeting. March 14 th,
IAPP - FTK workshop – Pisa march, 2013
Why Laser Mouse? Professors Business Professionals.
ECAL Front-end development
A tutorial guide to start with ISE
Activities so far Meeting at Imperial, Paul and Matt
Real-time Image Processing System
Parallel RGB / HDMI Adapter
PICkit1 FLASH Starter Kit
Master I/O Connectors PL12 PL14 PL21 PL20 PL17.
The QUIET ADC Implementation
Logic Gates and Memory.
Presentation transcript:

Power Distribution -FPGA (3.3V, 5V, 12V) -OEM (5V) -Connector Board (3.3V, 5V, 12V) -DC to DC Converter(s) -Power In is 9-36V -Either buy converter(s) or make them

Power Distribution(cont.) -Schematic Using LT1933 taken from Linear Technology

Camera ResolutionChromaOptical FormatPixel SizeFrame RateShutter Type 10 Mega Pixel RGB1/2.3”1.67um7.5fpsRolling -D3 40 pin interface: -16-bit parallel output -6 Miscellaneous positions -Two wire I²C bus interface -Several clock and control positions

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2024 SlidePlayer.com. Inc. All rights reserved.