Fall 2006, Nov. 30 ELEC 5270-001/6270-001 Lecture 12 1 ELEC 5270-001/6270-001(Fall 2006) Low-Power Design of Electronic Circuits Test Power Vishwani D.

Slides:

Advertisements

Similar presentations

Copyright 2001, Agrawal & BushnellLecture 12: DFT and Scan1 VLSI Testing Lecture 10: DFT and Scan n Definitions n Ad-hoc methods n Scan design  Design.

Advertisements

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 261 Lecture 26 Logic BIST Architectures n Motivation n Built-in Logic Block Observer (BILBO) n Test.

Low Power Design of CMOS Circuits Vishwani D. Agrawal James J. Danaher Professor ECE Dept., Auburn University, Auburn, AL Nov 19, 20091Agrawal: Low.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 21alt1 Lecture 21alt BIST -- Built-In Self-Test (Alternative to Lectures 25, 26 and 27) n Definition.

Dynamic Scan Clock Control In BIST Circuits Priyadharshini Shanmugasundaram Vishwani D. Agrawal

Copyright 2001, Agrawal & BushnellDay-1 AM Lecture 11 Design for Testability Theory and Practice January 15 – 17, 2005 Vishwani D. Agrawal James J. Danaher.

Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.

11/01/05ELEC / Lecture 171 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

11/17/05ELEC / Lecture 201 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

1 Lecture 23 Design for Testability (DFT): Full-Scan n Definition n Ad-hoc methods n Scan design Design rules Scan register Scan flip-flops Scan test sequences.

Fall 2006, Oct. 31, Nov. 2 ELEC / Lecture 10 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Power Analysis:

Spring 08, Apr 1 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Testability Measures Vishwani D. Agrawal James.

Design for Testability Theory and Practice Lecture 11: BIST

Spring 07, Feb 20 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Reducing Power through Multicore Parallelism Vishwani.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Low Power Implementation of Scan Flip-Flops Chris Erickson Graduate Student Department of Electrical and Computer Engineering Auburn University, Auburn,

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

ELEN 468 Lecture 241 ELEN 468 Advanced Logic Design Lecture 24 Design for Testability.

8/18/05ELEC / Lecture 11 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Fall 2006, Nov. 28 ELEC / Lecture 11 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Power Analysis: High-Level.

9/21/04ELEC / Class Projects 1 ELEC / /Fall 2004 Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and.

10/13/05ELEC / Lecture 131 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Vishwani D. Agrawal James J. Danaher Professor

Spring 07, Jan 25 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 VLSI System DFT Vishwani D. Agrawal James J. Danaher.

10/11/05ELEC / Lecture 121 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 9 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Test Power Vishwani D. Agrawal James.

ELEC 7250 – VLSI Testing (Spring 2005) Place and Time: Broun 235, Tuesday/Thursday, 11:00AM—12:15PM Catalog data: ELEC VLSI Testing (3) Lec. 3. Pr.,

Spring 07, Apr 5 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Retiming Vishwani D. Agrawal James J. Danaher Professor.

Comparison of LFSR and CA for BIST

Copyright 2001, Agrawal & BushnellDay-1 AM-1 Lecture 11 Testing Analog & Digital Products Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.

ELEN 468 Lecture 251 ELEN 468 Advanced Logic Design Lecture 25 Built-in Self Test.

TOPIC - BIST architectures I

Spring 07, Jan 30 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 SOC Test Scheduling Vishwani D. Agrawal James.

Spring 07, Feb 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Power Dissipation in VLSI Chips Vishwani D. Agrawal.

Jan 7, 2010Agrawal: Low Power CMOS Design1 Vishwani D. Agrawal James J. Danaher Professor ECE Dept., Auburn University, Auburn, AL

Copyright 2001, Agrawal & BushnellLecture 1 Introduction1 VLSI Testing Lecture 1: Introduction Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.

Copyright 2001, Agrawal & BushnellLecture 1 Introduction1 VLSI Testing Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical and Computer Engineering.

HIT, July 13, 2012Agrawal: Power and Time Tradeoff...1 Invited Seminar Power and Time Tradeoff in VLSI Testing Vishwani D. Agrawal James J. Danaher Professor.

August VLSI Testing and Verification Shmuel Wimer Bar Ilan University, School of Engineering.

CSE477 L28 DFT.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 28: Design for Test Mary Jane Irwin ( )

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS

26 th International Conference on VLSI January 2013 Pune,India Optimum Test Schedule for SoC with Specified Clock Frequencies and Supply Voltages Vijay.

ELEC6270 Spring 13, Lecture 6 Feb ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Test Power Vishwani D. Agrawal James J. Danaher.

Copyright Agrawal, 2007ELEC6270 Spring 09, Lecture 71 ELEC 5270/6270 Spring 2009 Low-Power Design of Electronic Circuits Power Analysis: High-Level Vishwani.

Power Problems in VLSI Circuit Testing Keynote Talk Vishwani D. Agrawal James J. Danaher Professor Electrical and Computer Engineering Auburn University,

ELEC Digital Logic Circuits Fall 2015 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.

November 25Asian Test Symposium 2008, Nov 24-27, Sapporo, Japan1 Sequential Circuit BIST Synthesis using Spectrum and Noise from ATPG Patterns Nitin Yogi.

ELEC 7950 – VLSI Design and Test Seminar

Copyright Agrawal, 2007ELEC6270 Spring 09, Lecture 101 ELEC 5270/6270 Spring 2009 Low-Power Design of Electronic Circuits Test Power Vishwani D. Agrawal.

Hardware Testing and Designing for Testability

VLSI Testing Lecture 14: Built-In Self-Test

Definition Partial-scan architecture Historical background

ELEC 7770 Advanced VLSI Design Spring 2016 Clock Skew Problem

ELEC 7770 Advanced VLSI Design Spring 2012 Clock Skew Problem

ELEC 7770 Advanced VLSI Design Spring 2014 Clock Skew Problem

ELEC 7770 Advanced VLSI Design Spring 2012 Retiming

Low-Power Design of Digital VLSI Circuits Digital Testing and Power

CSV881: Low-Power Design Multicore Design for Low Power

Design of benchmark circuit s5378 for reduced scan mode activity

Vishwani D. Agrawal James J. Danaher Professor

VLSI Testing Lecture 8: Sequential ATPG

Pre-Computed Asynchronous Scan Invited Talk

CSV881: Low-Power Design Power-Constrained Testing

Sungho Kang Yonsei University

ELEC 7770 Advanced VLSI Design Spring 2016 Retiming

VLSI Testing Lecture 4: Testability Analysis

Lecture 26 Logic BIST Architectures

VLSI Testing Lecture 13: DFT and Scan

Presentation transcript:

Fall 2006, Nov. 30 ELEC / Lecture 12 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Test Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering Auburn University, Auburn, AL

Fall 2006, Nov. 30ELEC / Lecture 122 Test Power Problem A circuit is designed for certain function. Its design must allow the power consumption necessary to execute that function. A circuit is designed for certain function. Its design must allow the power consumption necessary to execute that function. Power buses are laid out to carry the maximum current necessary for the function. Power buses are laid out to carry the maximum current necessary for the function. Heat dissipation of package conforms to the average power consumption during the intended function. Heat dissipation of package conforms to the average power consumption during the intended function.

Fall 2006, Nov. 30ELEC / Lecture 123 Testing Differs from Function VLSI chip system System inputs System outputs Functional inputs Functional outputs Other chips

Fall 2006, Nov. 30ELEC / Lecture 124 Basic Mode of Testing VLSI chip Test vectors: Pre-generated and stored in ATE DUT output for comparison with expected response stored in ATE Automatic Test Equipment (ATE): Control processor, vector memory, timing generators, power module, response comparator Power Clock Packaged or unpackaged device under test (DUT)

Fall 2006, Nov. 30ELEC / Lecture 125 Functional Inputs vs. Test Vectors Functional inputs: Functional inputs: Functionally meaningful signals Functionally meaningful signals Generated by circuitry Generated by circuitry Restricted set of inputs Restricted set of inputs May have been optimized to reduce logic activity and power May have been optimized to reduce logic activity and power Test vectors: Test vectors: Functionally irrelevant signals Generated by software to test faults Can be random or pseudorandom May be optimized to reduce test time; can have high logic activity May use testability logic for test application

Fall 2006, Nov. 30ELEC / Lecture 126 An Example VLSI chip Binary to decimal converter 3-bit random vectors 8-bit 1-hot vectors VLSI chip system VLSI chip in system operation VLSI chip under test High activity 8-bit test vectors from ATE

Fall 2006, Nov. 30ELEC / Lecture 127 Reducing Comb. Test Power V1V2V3 V4V V1 V2 V3 V4 V5 10 input transitions Traveling salesperson problem (TSP): Find the shortest distance closed path (or cycle) to visit all nodes exactly once. V1 V3 V5 V4 V input transitions

Fall 2006, Nov. 30ELEC / Lecture 128 Traveling Salesperson Problem A. V. Aho, J. E. Hopcroft anf J. D. Ullman, Data Structures and Algorithms, Reading, Massachusetts: Addison-Wesley, A. V. Aho, J. E. Hopcroft anf J. D. Ullman, Data Structures and Algorithms, Reading, Massachusetts: Addison-Wesley, E. Horowitz and S. Sahni, Fundamentals of Computer Algorithms, Computer Science Press, E. Horowitz and S. Sahni, Fundamentals of Computer Algorithms, Computer Science Press, 1984.

Fall 2006, Nov. 30ELEC / Lecture 129 Scan Testing Combinational logic Scan flip- flops Primary inputs Primary outputs Scan-in SI Scan-out SO Scan enable SE DFF mux SE SI D D D’ SO 1010

Fall 2006, Nov. 30ELEC / Lecture 1210 Example: State Machine S5 S1 S4 S2 S3 Reduced power state encoding S1 = 000 S2 = 011 S3 = 001 S4 = 010 S5 = 100 State transition Comb. Input changes 000 → → → → → → Functional transitions

Fall 2006, Nov. 30ELEC / Lecture 1211 Scan Testing of State Machine Combinational logic FF=0 FF=1 Primary inputs Primary outputs Scan-in 010 Scan-out 100 State transition Comb. Input changes 100 → → → Test transitions

Fall 2006, Nov. 30ELEC / Lecture 1212 Low Power Scan Flip-Flop DFF mux SE SI D DFF mux SE SI D SO D’ SO Scan FF cellLow power scan FF cell 1010

Fall 2006, Nov. 30ELEC / Lecture 1213 Built-In Self-Test (BIST) Linear feedback shift register (LFSR) Multiple input signature register (MISR) Circuit under test (CUT) Pseudo-random patterns Circuit responses BIST Controller Clock C. E. Stroud, A Designer’s Guide to Built-In Self-Test, Boston: Kluwer Academic Publishers, 2002.

Fall 2006, Nov. 30ELEC / Lecture 1214 Test Scheduling Example R1R2 M1 M2 R3R4 A datapath

Fall 2006, Nov. 30ELEC / Lecture 1215 BIST Configuration 1: Test Time LFSR1LFSR2 M1 M2 MISR1MISR2 Test time Test power T1: test for M1 T2: test for M2

Fall 2006, Nov. 30ELEC / Lecture 1216 BIST Configuration 2: Test Power R1LFSR2 M1 M2 MISR1MISR2 Test time Test power T1: test for M1 T2: test for M2

Fall 2006, Nov. 30ELEC / Lecture 1217 Testing of MCM and SOC Test resources: Typically registers and multiplexers that can be reconfigured as test pattern generators (e.g., LFSR) or as output response analyzers (e.g., MISR). Test resources: Typically registers and multiplexers that can be reconfigured as test pattern generators (e.g., LFSR) or as output response analyzers (e.g., MISR). Test resources (R1,...) and tests (T1,...) are identified for the system to be tested. Test resources (R1,...) and tests (T1,...) are identified for the system to be tested. Each test is characterized for test time, power dissipation and resources it requires. Each test is characterized for test time, power dissipation and resources it requires.

Fall 2006, Nov. 30ELEC / Lecture 1218 Resource Allocation Graph T1T2T3T4T5T6 R2R1R3R4R5R6R7R8R9

Fall 2006, Nov. 30ELEC / Lecture 1219 Test Compatibility Graph (TCG) T1 (2, 100) T2 (1,10) T3 (1, 10) T4 (1, 5) T5 (2, 10) T6 (1, 100) Tests that form a clique can be performed concurrently. Power Test time Pmax = 4

Fall 2006, Nov. 30ELEC / Lecture 1220 Test Scheduling Algorithm Identify all possible cliques in TCG: Identify all possible cliques in TCG: C1 = {T1, T3, T5} C1 = {T1, T3, T5} C2 = {T1, T3, T4} C2 = {T1, T3, T4} C3 = {T1, T6} C3 = {T1, T6} C4 = {T2, T5} C4 = {T2, T5} C5 = {T2, T6} C5 = {T2, T6} Break up clique sets into power compatible sets (PCS), that satisfy the power constraint. Break up clique sets into power compatible sets (PCS), that satisfy the power constraint.

Fall 2006, Nov. 30ELEC / Lecture 1221 Test Scheduling Algorithm... PCS (Pmax = 4), tests within a set are ordered for decreasing test length: PCS (Pmax = 4), tests within a set are ordered for decreasing test length: C1 = {T1, T3, T5} → (T1, T3), (T1, T5), (T3, T5) C1 = {T1, T3, T5} → (T1, T3), (T1, T5), (T3, T5) C2 = {T1, T3, T4} → (T1, T3, T4) C2 = {T1, T3, T4} → (T1, T3, T4) C3 = {T1, T6} → (T1, T6) C3 = {T1, T6} → (T1, T6) C4 = {T2, T5} → (T2, T5) C4 = {T2, T5} → (T2, T5) C5 = {T2, T6} → (T2, T6) C5 = {T2, T6} → (T2, T6) Expand PCS into subsets of decreasing test lengths. Each subset is an independent test session, consisting of tests that can be concurrently applied. Expand PCS into subsets of decreasing test lengths. Each subset is an independent test session, consisting of tests that can be concurrently applied. Select test sessions to cover all tests such that the added time of selected sessions is minimum. Select test sessions to cover all tests such that the added time of selected sessions is minimum.

Fall 2006, Nov. 30ELEC / Lecture 1222 TS Algorithm: Cover Table Test sessions T1T2T3T4T5T6Length (T1, T3, T4) XXX100 (T1, T5) XX100 (T1, T6) XX100 (T2, T6) XX100 (T3, T5) XX10 (T2, T5) XX10 (T3, T4) XX10 (T5)X10 (T4)X5 Selected sessions are (T3,T4), (T2, T5) and (T1, T6). Test time = 120.

Fall 2006, Nov. 30ELEC / Lecture 1223 A System Example: ASIC Z* RAM 2 Time=61 Power=241 RAM 3 Time=38 Power=213 ROM 1 Time=102 Power=279 ROM 2 Time=102 Power=279 RAM 1 Time=69 Power=282 RAM 4 Time=23 Power=96 Reg. file Time = 10 Power=95 Random logic 1, time=134, power=295 Random logic 2, time=160, power=352 *Y. Zorian, “A Distributed Control Scheme for Complex VLSI Devices,” Proc. VLSI Test Symp., April 1993, pp. 4-9.

Fall 2006, Nov. 30ELEC / Lecture 1224 Test Scheduling for ASIC Z Power Power limit = Test time 331 RAM 1 RAM 3 Random logic 2 Random logic 1 ROM 2 ROM 1 RAM 2 Reg. file RAM 4 R. M. Chou, K. K. Saluja and V. D. Agrawal, “Scheduling Tests for VLSI Systems under Power Constraints,” IEEE Trans. VLSI Systems, vol. 5, no. 2, pp , June 1997.

Fall 2006, Nov. 30ELEC / Lecture 1225 References N. Nicolici and B. M. Al-Hashimi, Power- Constrained Testing of VLSI Circuits, Boston: Kluwer Academic Publishers, N. Nicolici and B. M. Al-Hashimi, Power- Constrained Testing of VLSI Circuits, Boston: Kluwer Academic Publishers, E. Larsson, Introduction to Advanced System-on-Chip Test Design and Optimization, Springer E. Larsson, Introduction to Advanced System-on-Chip Test Design and Optimization, Springer 2005.