CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (1) Garcia, Spring 2008 © UCB Lecturer SOE Dan Garcia www.cs.berkeley.edu/~ddgarcia inst.eecs.berkeley.edu/~cs61c.

Slides:



Advertisements
Similar presentations
4.
Advertisements

Instruction Set-Intro
Systems Architecture Lecture 5: MIPS Instruction Set
Chapter 2.
CS 61C L02 Number Representation (1) Garcia, Spring 2004 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C.
CS 61C L07 MIPS Intro (1) A Carle, Summer 2006 © UCB inst.eecs.berkeley.edu/~cs61c/su06 CS61C : Machine Structures Lecture #6: Intro to MIPS
CS61C L05 Introduction to MIPS Assembly Language : Arithmetic (1) Garcia, Fall 2011 © UCB Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
Inst.eecs.berkeley.edu/~cs61c UCB CS61C : Machine Structures Lecture 6 – Introduction to MIPS Data Transfer & Decisions I Pieter Abbeel’s recent.
COMP3221 lec08-arith.1 Saeid Nooshabadi COMP 3221 Microprocessors and Embedded Systems Lecture 8: C/Assembler Data Processing
CS 61C L06 MIPS Intro (1) A Carle, Summer 2005 © UCB inst.eecs.berkeley.edu/~cs61c/su05 CS61C : Machine Structures Lecture #6: Intro to MIPS
CS61C L08 Introduction to MIPS Assembly Language: Arithmetic (1) Garcia © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS61C L09 Introduction to MIPS: Data Transfer & Decisions I (1) Garcia © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS61C L6 Intro MIPS ; Load & Store (1) Garcia, Fall 2005 © UCB Hate EMACS? Love EMACS? Richard M. Stallman, a famous proponent of open- source software,
COMP3221: Microprocessors and Embedded Systems Lecture 2: Instruction Set Architecture (ISA) Lecturer: Hui Wu Session.
CS61CL L03 MIPS I: Registers, Memory, Decisions (1) Huddleston, Summer 2009 © UCB Jeremy Huddleston inst.eecs.berkeley.edu/~cs61c CS61CL : Machine Structures.
Normal C Memory Management °A program’s address space contains 4 regions: stack: local variables, grows downward heap: space requested for pointers via.
CS 61C L09 Introduction to MIPS: Data Transfer & Decisions I (1) Garcia, Fall 2004 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
ECE 15B Computer Organization Spring 2010 Dmitri Strukov Lecture 4: Arithmetic / Data Transfer Instructions Partially adapted from Computer Organization.
CIS 314: Introduction to MIPS Assembly Language: Arithmetic Fall 2005 I´ve been getting this a lot lately So, what are you teaching this term? Computer.
ECE 15B Computer Organization Spring 2010 Dmitri Strukov Lecture 3: Arithmetic Instructions Partially adapted from Computer Organization and Design, 4.
CS1104 Assembly Language: Part 1
CIS 314 : Computer Organization Lecture 1 – Introduction.
CS 61C L20 Introduction to Synchronous Digital Systems (1) Garcia, Fall 2004 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS 61C L08 Introduction to MIPS Assembly Language: Arithmetic (1) Garcia, Spring 2004 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS61C L20 Synchronous Digital Systems (1) Garcia, Spring 2007 © UCB Disk failures 15x specs!  A recent conference reveals that drives fail in real life.
CS61C L20 Introduction to Synchronous Digital Systems (1) Garcia © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS61C L5 Memory Management; Intro MIPS (1) Beamer, Summer 2007 © UCB Scott Beamer, Instructor inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures.
CS61C L06 More Memory Management, Intro to MIPS (1) Chae, Summer 2008 © UCB Albert Chae, Instructor inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures.
From C to Assembly Language Jen-Chang Liu, Spring 2006 Adapted from
Data Transfer & Decisions I (1) Fall 2005 Lecture 3: MIPS Assembly language Decisions I.
CS61C L09 Introduction to MIPS : Data Transfer and Decisions (1) Garcia, Spring 2007 © UCB Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
On Textbook CD: SPIM Jen-Chang Liu, Simulation of a virtual machine Virtual machine (simulator) Differences between SPIM and real MIPS? No delayed.
CS 61C L2.1.2 MM and MIPS (1) K. Meinz, Summer 2004 © UCB CS61C : Machine Structures Lecture Garbage Collection & Intro to MIPS Kurt Meinz.
CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro Instructors: Krste Asanovic & Vladimir Stojanovic
IT253: Computer Organization Lecture 4: Instruction Set Architecture Tonga Institute of Higher Education.
Reformatting a Machine 125 Million Miles Away! Mars rover “Opportunity” got its flash drive reformatted 9/8/14, reason: rover keeps rebooting. Happy news:
1 CS232: Computer Architecture II Fall 2011 Intel i7 Quad-core.
Lecture 4: MIPS Instruction Set Reminders: –Homework #1 posted: due next Wed. –Midterm #1 scheduled Friday September 26 th, 2014 Location: TODD 430 –Midterm.
Chapter 2 Instructions: Language of the Computer Part I.
CWRU EECS 3221 Language of the Machine EECS 322 Computer Architecture Instructor: Francis G. Wolff Case Western Reserve University.
CS61C L5 Memory Management; Intro MIPS (1) Garcia, Fall 2005 © UCB Lecturer PSOE, new dad Dan Garcia inst.eecs.berkeley.edu/~cs61c.
1 CS232: Computer Architecture II Fall 2010 AMD dual-core Opteron.
Review of the numeration systems The hardware/software representation of the computer and the coverage of that representation by this course. What is the.
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO Session 7, 8 Instruction Set Architecture.
CS232: Computer Architecture II
CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro 1 Instructors: Vladimir Stojanovic & Nicholas Weaver
Assembly Variables: Registers Unlike HLL like C or Java, assembly cannot use variables – Why not? Keep Hardware Simple Assembly Operands are registers.
CSCI-365 Computer Organization Lecture Note: Some slides and/or pictures in the following are adapted from: Computer Organization and Design, Patterson.
CSCI-365 Computer Organization Lecture Note: Some slides and/or pictures in the following are adapted from: Computer Organization and Design, Patterson.
CS61C L05 Introduction to MIPS Assembly Language : Arithmetic (1) Garcia, Spring 2014 © UCB TA/Guest Lecturer: Shreyas Chand inst.eecs.berkeley.edu/~cs61c.
Assembly Language Basic job of a CPU: execute lots of instructions. Instructions are the primitive operations that the CPU may execute. Different CPUs.
Instructor: Dr. Mike Turi Department of Computer Science and Computer Engineering Pacific Lutheran University Lecture slides adapted from Part 4, EE 334.
CS2100 Computer Organisation
Computers’ Basic Organization
Computer Architecture & Operations I
Computer Architecture & Operations I
IT 251 Computer Organization and Architecture
Lecturer PSOE Dan Garcia
Instructor Paul Pearce
Instruction Set Architecture
IT 251 Computer Organization and Architecture
Lecturer PSOE Dan Garcia
C second, objective-c, Go up!
Hello to Jessy VanDivner listening from Ohio!
COMS 361 Computer Organization
Instructions in Machine Language
COMS 361 Computer Organization
March 2006 Saeid Nooshabadi
CS334: MIPS language _Mars simulator Lab 2_1
Presentation transcript:

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (1) Garcia, Spring 2008 © UCB Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture 8 – Introduction to MIPS Assembly language : Arithmetic $6 million theatre  The Jeremy Kipnis $6M ultimate home theatre presents amazing video (4,096 x 2,160) and audio (8.8 channel system, inch subwoofers, 11,315 watts). Spare no expense, eh? crave.cnet.com/8301-1_ html Ni Hao to Yi Chen from CHINA!

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (2) Garcia, Spring 2008 © UCB Review Several techniques for managing heap w/ malloc/free: best-, first-, next-fit, slab,buddy 2 types of memory fragmentation: internal & external; all suffer from some kind of frag. Each technique has strengths and weaknesses, none is definitively best Automatic memory management relieves programmer from managing memory. All require help from language and compiler Reference Count: not for circular structures Mark and Sweep: complicated and slow, works Copying: move active objects back and forth

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (3) Garcia, Spring 2008 © UCB Assembly Language Basic job of a CPU: execute lots of instructions. Instructions are the primitive operations that the CPU may execute. Different CPUs implement different sets of instructions. The set of instructions a particular CPU implements is an Instruction Set Architecture (ISA). Examples: Intel 80x86 (Pentium 4), IBM/Motorola PowerPC (Macintosh), MIPS, Intel IA64,...

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (4) Garcia, Spring 2008 © UCB Book: Programming From the Ground Up “A new book was just released which is based on a new concept - teaching computer science through assembly language (Linux x86 assembly language, to be exact). This book teaches how the machine itself operates, rather than just the language. I've found that the key difference between mediocre and excellent programmers is whether or not they know assembly language. Those that do tend to understand computers themselves at a much deeper level. Although [almost!] unheard of today, this concept isn't really all that new -- there used to not be much choice in years past. Apple computers came with only BASIC and assembly language, and there were books available on assembly language for kids. This is why the old-timers are often viewed as 'wizards': they had to know assembly language programming.” -- slashdot.org comment,

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (5) Garcia, Spring 2008 © UCB Instruction Set Architectures Early trend was to add more and more instructions to new CPUs to do elaborate operations VAX architecture had an instruction to multiply polynomials! RISC philosophy (Cocke IBM, Patterson, Hennessy, 1980s) – Reduced Instruction Set Computing Keep the instruction set small and simple, makes it easier to build fast hardware. Let software do complicated operations by composing simpler ones.

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (6) Garcia, Spring 2008 © UCB MIPS Architecture MIPS – semiconductor company that built one of the first commercial RISC architectures We will study the MIPS architecture in some detail in this class (also used in upper division courses CS 152, 162, 164) Why MIPS instead of Intel 80x86? MIPS is simple, elegant. Don’t want to get bogged down in gritty details. MIPS widely used in embedded apps, x86 little used in embedded, and more embedded computers than PCs

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (7) Garcia, Spring 2008 © UCB Assembly Variables: Registers (1/4) Unlike HLL like C or Java, assembly cannot use variables Why not? Keep Hardware Simple Assembly Operands are registers limited number of special locations built directly into the hardware operations can only be performed on these! Benefit: Since registers are directly in hardware, they are very fast (faster than 1 billionth of a second)

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (8) Garcia, Spring 2008 © UCB Assembly Variables: Registers (2/4) Drawback: Since registers are in hardware, there are a predetermined number of them Solution: MIPS code must be very carefully put together to efficiently use registers 32 registers in MIPS Why 32? Smaller is faster Each MIPS register is 32 bits wide Groups of 32 bits called a word in MIPS

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (9) Garcia, Spring 2008 © UCB Assembly Variables: Registers (3/4) Registers are numbered from 0 to 31 Each register can be referred to by number or name Number references: $0, $1, $2, … $30, $31

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (10) Garcia, Spring 2008 © UCB Assembly Variables: Registers (4/4) By convention, each register also has a name to make it easier to code For now: $16 - $23  $s0 - $s7 (correspond to C variables) $8 - $15  $t0 - $t7 (correspond to temporary variables) Later will explain other 16 register names In general, use names to make your code more readable

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (11) Garcia, Spring 2008 © UCB C, Java variables vs. registers In C (and most High Level Languages) variables declared first and given a type Example: int fahr, celsius; char a, b, c, d, e; Each variable can ONLY represent a value of the type it was declared as (cannot mix and match int and char variables). In Assembly Language, the registers have no type; operation determines how register contents are treated

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (12) Garcia, Spring 2008 © UCB Comments in Assembly Another way to make your code more readable: comments! Hash ( # ) is used for MIPS comments anything from hash mark to end of line is a comment and will be ignored This is just like the C99 // Note: Different from C. C comments have format /* comment */ so they can span many lines

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (13) Garcia, Spring 2008 © UCB Assembly Instructions In assembly language, each statement (called an Instruction), executes exactly one of a short list of simple commands Unlike in C (and most other High Level Languages), each line of assembly code contains at most 1 instruction Instructions are related to operations (=, +, -, *, /) in C or Java Ok, enough already…gimme my MIPS!

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (14) Garcia, Spring 2008 © UCB MIPS Addition and Subtraction (1/4) Syntax of Instructions: 12,3,4 where: 1) operation by name 2) operand getting result (“destination”) 3) 1st operand for operation (“source1”) 4) 2nd operand for operation (“source2”) Syntax is rigid: 1 operator, 3 operands Why? Keep Hardware simple via regularity

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (15) Garcia, Spring 2008 © UCB Addition and Subtraction of Integers (2/4) Addition in Assembly Example: add$s0,$s1,$s2 (in MIPS) Equivalent to: a = b + c (in C) where MIPS registers $s0,$s1,$s2 are associated with C variables a, b, c Subtraction in Assembly Example: sub$s3,$s4,$s5 (in MIPS) Equivalent to: d = e - f (in C) where MIPS registers $s3,$s4,$s5 are associated with C variables d, e, f

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (16) Garcia, Spring 2008 © UCB Addition and Subtraction of Integers (3/4) How do the following C statement? a = b + c + d - e; Break into multiple instructions add $t0, $s1, $s2 # temp = b + c add $t0, $t0, $s3 # temp = temp + d sub $s0, $t0, $s4 # a = temp - e Notice: A single line of C may break up into several lines of MIPS. Notice: Everything after the hash mark on each line is ignored (comments)

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (17) Garcia, Spring 2008 © UCB Addition and Subtraction of Integers (4/4) How do we do this? f = (g + h) - (i + j); Use intermediate temporary register add $t0,$s1,$s2# temp = g + h add $t1,$s3,$s4# temp = i + j sub $s0,$t0,$t1# f=(g+h)-(i+j)

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (18) Garcia, Spring 2008 © UCB Register Zero One particular immediate, the number zero (0), appears very often in code. So we define register zero ($0 or $zero ) to always have the value 0; eg add $s0,$s1,$zero (in MIPS) f = g (in C) where MIPS registers $s0,$s1 are associated with C variables f, g defined in hardware, so an instruction add $zero,$zero,$s0 will not do anything!

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (19) Garcia, Spring 2008 © UCB Immediates Immediates are numerical constants. They appear often in code, so there are special instructions for them. Add Immediate: addi $s0,$s1,10 (in MIPS) f = g + 10 (in C) where MIPS registers $s0,$s1 are associated with C variables f, g Syntax similar to add instruction, except that last argument is a number instead of a register.

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (20) Garcia, Spring 2008 © UCB Immediates There is no Subtract Immediate in MIPS: Why? Limit types of operations that can be done to absolute minimum if an operation can be decomposed into a simpler operation, don’t include it addi …, -X = subi …, X => so no subi addi $s0,$s1,-10 (in MIPS) f = g - 10 (in C) where MIPS registers $s0,$s1 are associated with C variables f, g

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (21) Garcia, Spring 2008 © UCB Peer Instruction A. Types are associated with declaration in C (normally), but are associated with instruction (operator) in MIPS. B. Since there are only 8 local ( $s ) and 8 temp ( $t ) variables, we can’t write MIPS for C exprs that contain > 16 vars. C. If p (stored in $s0 ) were a pointer to an array of int s, then p++; would be addi $s0 $s0 1 ABC 1: FFF 2: FFT 3: FTF 4: FTT 5: TFF 6: TFT 7: TTF 8: TTT

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (22) Garcia, Spring 2008 © UCB “And in Conclusion…” In MIPS Assembly Language: Registers replace C variables One Instruction (simple operation) per line Simpler is Better Smaller is Faster New Instructions: add, addi, sub New Registers: C Variables: $s0 - $s7 Temporary Variables: $t0 - $t9 Zero: $zero

CS61C L08 Introduction to MIPS Assembly Language : Arithmetic (23) Garcia, Spring 2008 © UCB Administrivia Project 1 Due next Sunday at 11:59PM Don’t use up all your slip days We will strive to give grades back quickly You will have one week to ask for regrade After that one week, the grade will be frozen Regrading projects/exams: possible to go up or down; we’ll regrade whole thing Beware: no complaints if grade goes down Faux Exam on Monday 5-8pm (loc TBA)