Address Generation for Nanowire Decoders Jia Wang, Ming-Yang Kao, Hai Zhou Electrical Engineering & Computer Science Northwestern University U.S.A.

Slides:



Advertisements
Similar presentations
NanoFabric Chang Seok Bae. nanoFabric nanoFabric : an array of connect nanoBlocks nanoBlock : logic block that can be progammed to implement Boolean function.
Advertisements

Approximate List- Decoding and Hardness Amplification Valentine Kabanets (SFU) joint work with Russell Impagliazzo and Ragesh Jaiswal (UCSD)
Size-estimation framework with applications to transitive closure and reachability Presented by Maxim Kalaev Edith Cohen AT&T Bell Labs 1996.
Midwestern State University Department of Computer Science Dr. Ranette Halverson CMPS 2433 – CHAPTER 4 GRAPHS 1.
Copyright 2004 Koren & Krishna ECE655/DataRepl.1 Fall 2006 UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering Fault Tolerant Computing.
© Chinese University, CSE Dept. Software Engineering / Software Engineering Topic 1: Software Engineering: A Preview Your Name: ____________________.
Master/Slave Architecture Pattern Source: Pattern-Oriented Software Architecture, Vol. 1, Buschmann, et al.
Systems Analysis and Design Feasibility Study. Introduction The Feasibility Study is the preliminary study that determines whether a proposed systems.
University of Rostock Applied Microelectronics and Computer Science Dept.
Los Angeles September 27, 2006 MOBICOM Localization in Sparse Networks using Sweeps D. K. Goldenberg P. Bihler M. Cao J. Fang B. D. O. Anderson.
1 DNA Computing: Concept and Design Ruoya Wang April 21, 2008 MATH 8803 Final presentation.
ECIV 201 Computational Methods for Civil Engineers Richard P. Ray, Ph.D., P.E. Error Analysis.
CMOL vs NASICs T. Wang University of Massachusetts, Amherst September 29, 2005.
Finite State Machine State Assignment for Area and Power Minimization Aiman H. El-Maleh, Sadiq M. Sait and Faisal N. Khan Department of Computer Engineering.
CMOL: Device, Circuits, and Architectures Konstantin K.Likharev and Dmitri B. Strukov Stony Brook University 697GG Nano Computering Fall 2005 Prepared.
Approximating Maximal Cliques in Ad-Hoc Networks Rajarshi Gupta and Jean Walrand {guptar,
Bogdan Tanasa, Unmesh D. Bordoloi, Petru Eles, Zebo Peng Department of Computer and Information Science, Linkoping University, Sweden December 3, 2010.
Ensuring Non-Functional Properties. What Is an NFP?  A software system’s non-functional property (NFP) is a constraint on the manner in which the system.
Spring 08, Mar 27 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Fault Simulation Vishwani D. Agrawal James J.
Array-Based Architecture for FET-Based, Nanoscale Electronics André DeHon 2003 Presented By Mahmoud Ben Naser.
Jan 6-10th, 2007VLSI Design A Reduced Complexity Algorithm for Minimizing N-Detect Tests Kalyana R. Kantipudi Vishwani D. Agrawal Department of Electrical.
 Y. Hu, V. Shih, R. Majumdar and L. He, “Exploiting Symmetries to Speedup SAT-based Boolean Matching for Logic Synthesis of FPGAs”, TCAD  Y. Hu,
1 Jianwei Dai, Lei Wang, and Faquir Jain Department of Electrical and Computer Engineering University of Connecticut Analysis of Defect Tolerance in Molecular.
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
Prospects for Terabit-scale nano electronic memories Venkata R.Malladi Instructor : Dr.Damian.
Copyright 2008 Koren ECE666/Koren Part.6a.1 Israel Koren Spring 2008 UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering Digital Computer.
Strategic Behavior in Multi-Winner Elections A follow-up on previous work by Ariel Procaccia, Aviv Zohar and Jeffrey S. Rosenschein Reshef Meir The School.
Statistical Critical Path Selection for Timing Validation Kai Yang, Kwang-Ting Cheng, and Li-C Wang Department of Electrical and Computer Engineering University.
. PGM 2002/3 – Tirgul6 Approximate Inference: Sampling.
Nanoscale Digital Computation Through Percolation Mustafa Altun Electrical and Computer Engineering DAC, “Wild and Crazy Ideas” Session ─ San Francisco,
Chapter 11 Limitations of Algorithm Power. Lower Bounds Lower bound: an estimate on a minimum amount of work needed to solve a given problem Examples:
Ketan Patel, Igor Markov, John Hayes {knpatel, imarkov, University of Michigan Abstract Circuit reliability is an increasingly important.
Evaluation of software engineering. Software engineering research : Research in SE aims to achieve two main goals: 1) To increase the knowledge about.
An introduction to the finite element method using MATLAB
MBSat Satisfiability Program and Heuristics Brief Overview VLSI Testing B Marc Boulé April 2001 McGill University Electrical and Computer Engineering.
1 2. Independence and Bernoulli Trials Independence: Events A and B are independent if It is easy to show that A, B independent implies are all independent.
Introduction Algorithms and Conventions The design and analysis of algorithms is the core subject matter of Computer Science. Given a problem, we want.
Implementation of Finite Field Inversion
A Survey of Distributed Task Schedulers Kei Takahashi (M1)
The Fast Optimal Voltage Partitioning Algorithm For Peak Power Density Minimization Jia Wang, Shiyan Hu Department of Electrical and Computer Engineering.
Advanced Topics in Propositional Logic Chapter 17 Language, Proof and Logic.
Major objective of this course is: Design and analysis of modern algorithms Different variants Accuracy Efficiency Comparing efficiencies Motivation thinking.
ARTIFICIAL INTELLIGENCE [INTELLIGENT AGENTS PARADIGM] Professor Janis Grundspenkis Riga Technical University Faculty of Computer Science and Information.
1 Lower Bounds Lower bound: an estimate on a minimum amount of work needed to solve a given problem Examples: b number of comparisons needed to find the.
EMIS 8373: Integer Programming NP-Complete Problems updated 21 April 2009.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Memory: Relocation.
An Efficient Sequential Design for Sensitivity Experiments Yubin Tian School of Science, Beijing Institute of Technology.
Indirect Supervision Protocols for Learning in Natural Language Processing II. Learning by Inventing Binary Labels This work is supported by DARPA funding.
Software Testing and Quality Assurance Software Quality Assurance 1.
1 The Theory of NP-Completeness 2 Cook ’ s Theorem (1971) Prof. Cook Toronto U. Receiving Turing Award (1982) Discussing difficult problems: worst case.
ECE 8443 – Pattern Recognition ECE 8423 – Adaptive Signal Processing Objectives: ML and Simple Regression Bias of the ML Estimate Variance of the ML Estimate.
STATISTICAL COMPLEXITY ANALYSIS Dr. Dmitry Nerukh Giorgos Karvounis.
Erdal Kose CC30.10 These slides are based of Prof. N. Yanofsky Lecture notes.
Limits of Instruction-Level Parallelism Presentation by: Robert Duckles CSE 520 Paper being presented: Limits of Instruction-Level Parallelism David W.
Turbo Codes. 2 A Need for Better Codes Designing a channel code is always a tradeoff between energy efficiency and bandwidth efficiency. Lower rate Codes.
Electromagnetically biased Self-assembly
Copyright 2001, Agrawal & BushnellLecture 6:Fault Simulation1 VLSI Testing Lecture 6: Fault Simulation Dr. Vishwani D. Agrawal James J. Danaher Professor.
Fault Models, Fault Simulation and Test Generation Vishwani D. Agrawal Department of ECE, Auburn University Auburn, AL 36849, USA
A Probabilistic Quantifier Fuzzification Mechanism: The Model and Its Evaluation for Information Retrieval Felix Díaz-Hemida, David E. Losada, Alberto.
Architecture & Organization 1
VLSI Testing Lecture 6: Fault Simulation
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES
VLSI Testing Lecture 6: Fault Simulation
Architecture & Organization 1
SAT-Based Optimization with Don’t-Cares Revisited
5-8 December, Batumi - Georgia
A New Hybrid FPGA with Nanoscale Clusters and CMOS Routing Reza M. P
Fault Mitigation of Switching Lattices under the Stuck-At Model
Presentation transcript:

Address Generation for Nanowire Decoders Jia Wang, Ming-Yang Kao, Hai Zhou Electrical Engineering & Computer Science Northwestern University U.S.A.

Mar. 2007Northwestern University, U.S.A.2 Emerging Technologies for Computing Achieving high computing power at a low cost is essential to the success of our modern civilization. –CMOS technology scaling – Moore’s Law: exponential increase in computing complexity at lowered cost. –Advances in design methodologies: ability to harness the computing complexity. ITRS predicts CMOS is approaching the physical limit. –Research new mechanism for information storage/processing. –Research appropriate design methodologies. Nanowire crossbars –Demonstrated to be feasible. –Bi-stable molecular at crossbar junctions for information storage. –FPGA-like mechanism (LUT) for information processing. –High density and compatible with conventional CMOS Boolean logic.

Mar. 2007Northwestern University, U.S.A.3 Hybrid System with Nanowire Crossbar Fabricating perfect pattern is almost impossible at nanoscale. –Hard to achieve precise interconnects. –High defect rate. Require post-fabrication configuration –Correct functionality. –Defect tolerance. Hybrid system: nanowire crossbar and CMOS –Nanowire crossbar: high density of functionalities. –CMOS: reliable for configuration and interfacing to conventional systems. Nanowire decoders –One mechanism to interface nanowire crossbars with CMOS circuits. –Demonstrated to be feasible.

Mar. 2007Northwestern University, U.S.A.4 Nanowire Decoders Pass-transistor-like structures formed randomly at the contacts of mesowires (CMOS) and nanowires allow mesowires to control the resistance of nanowires. Once a proper internal address is applied, one nanowire connects to external circuits (individually addressable). More nanowires can be individually addressable with more mesowires. –However, more mesowires require more interfacing CMOS circuits and thus reduce density. –Finding the majority, if not all, of the proper addresses is necessary.

Mar. 2007Northwestern University, U.S.A.5 Motivation Previous works –Rachlin et al. [6] provided a theoretical bound on the necessary number of mesowires for the existence of a given number of individually addressable nanowires at a given probability. –Chen et al. [7] proposed a heuristic approach for address generation by performing random testing trails. Need special configurable junctions to generate all the addresses. Cannot determine in finite time if the required number of the addresses are presented without the above special junctions. Post-fabrication configuration revisited. –Testing provides information for configuration generating. –Generate configuration for each fabricated decoder. –Dedicated machines vs. built-in self-configuration

Mar. 2007Northwestern University, U.S.A.6 Motivation (Cont.) Dedicated machines –Allow sophisticated testing mechanisms and configuration algorithms. –Time consuming and costly. Built-in self-configuration –Allow configurations generation “in parallel”. –Complexities of testing mechanisms and configuration algorithms are limited. Research built-in self-configuration for address generation. –Formal modeling of nanowire decoders. –Formal modeling of testing mechanisms for information collecting purpose. –Design algorithms generate all the addresses in finite time if required generate most addresses efficiently

Mar. 2007Northwestern University, U.S.A.7 Modeling Nanowire Decoder An address w is a subset of the mesowires where each mesowire in it is activated when the address w is applied. For one contact group, K(w) is the set of the nanowires whose resistance remain 0 when the address w is applied. –K(empty set) is the set of all the nanowires. –K(x  y) = K(x)  K(y). For one contact group, a set of addresses W is proper iff –For all w  W, K(w) is not empty. –For all x and y  W, K(x)  K(y) is empty. Proper addresses can be determined if K({m}) is known for every mesowire m.

Mar. 2007Northwestern University, U.S.A.8 Modeling Testing Mechanism To know every K({m}) is not cost-effective. On-off measurement: f(w) = 0 or 1. –f(w) = 1 iff K(w) is the empty set. –Easy to implement – could be the simplest one. –f is non-decreasing: f(x)  f(y) if x  y. A set of addresses W is proper iff –For all w  W, f(w) = 0. –For all different x and y  W, f(x  y) = 1. Algorithms inspect decoders through the measurements. Measure efficiency of algorithms by # of measurements performed.

Mar. 2007Northwestern University, U.S.A.9 Nano Address Generation Given one nanowire decoder. Suppose the non-decreasing f(w) can be evaluated for every address w for each contact group. Generate maxA proper addresses or generate as many proper addresses as possible if there are less than maxA proper addresses. To be exploited for efficient algorithm: –Most probably there will be more than maxA proper addresses in the decoder to ensure a specific yield of maxA addresses.

Mar. 2007Northwestern University, U.S.A.10 Maximal Addresses Maximal address w: –f(w) = 0. –For all w  x, f(x) = 1. Maximal addresses are proper addresses. –Suppose x and y are two different maximal addresses. Then x  x  y. Thus f(x  y) = 1. # of proper addresses is no more than # of maximal addresses. –Otherwise there are two different proper addresses x and y and a maximal address w such that x  w and y  w. Then x  y  w. Thus f(x  y) = 0 which is not possible.

Mar. 2007Northwestern University, U.S.A.11 Maximal Address Generation Single contact group: –For any address w, greedily expand w to a maximal address. –Heuristics to reduce the number of measurements performed. Skip addresses which is a subset of a known maximal address or of which a known maximal address is a subset. Start from addresses with less elements. Multiple contact groups? –PMAG: apply the above algorithm to find all the maximal addresses in each contact group until maxA addresses are generated. –Not efficient if not all the maximal addresses are required. Experimental show generating all the maximal addresses for one contact group requires significantly more measurements than generating most of them. –# measurements won’t change if more contact groups are added. But adding contact groups makes the problem “easier” since there will be more maximal addresses.

Mar. 2007Northwestern University, U.S.A.12 Maximal Address Generation (Cont.) Maximal Address Generation Algorithm (MAG): –For any address w, greedily expand w to a maximal address in every contact group. Would result in multiple maximal addresses at a time. –When performing expanding in one contact group, skip addresses which is a subset of a known maximal address or of which a known maximal address is a subset. –Start from addresses with less elements. Efficient when there are more than maxA maximal addresses. –Won’t stuck at one contact group. –If there are more contact groups, more maximal addresses are generated through expanding one address – measurements can be saved!

Mar. 2007Northwestern University, U.S.A.13 Experiments Generate K({m}) for each contact group and each mesowire m randomly. Nanowires are assigned to K({m}) independently at probability p = 0.5. # of measurements vs. # of proper addresses generated for single contact group, 512 nanowires, 30 mesowires. Compare the MAG algorithm to the PMAG algorithm for multiple contact groups. 16 mesowires. There are 8 nanowires in each contact group addresses are required.