Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 121 Design for Testability Theory and Practice Lecture 12: System Diagnosis n Definition n Functional.

Slides:

Advertisements

Similar presentations

Introduction to DFT Alexander Gnusin.

Advertisements

Z. Stamenković 1, M. Giles 2, and F. Russi 2 1 IHP GmbH, Frankfurt (Oder), GERMANY 2 Synopsys Inc., Mountain View, CA, USA 13th IEEE European Test Symposium,

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 31/22alt1 Lecture 31 System Test (Lecture 22alt in the Alternative Sequence) n Definition n Functional.

Copyright 2001, Agrawal & BushnellLecture 12: DFT and Scan1 VLSI Testing Lecture 10: DFT and Scan n Definitions n Ad-hoc methods n Scan design  Design.

Apr. 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 311 Lecture 31 System Test n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 261 Lecture 26 Logic BIST Architectures n Motivation n Built-in Logic Block Observer (BILBO) n Test.

Copyright 2001, Agrawal & BushnellDay-1 AM-3 Lecture 31 Testing Analog & Digital Products Lecture 3: Fault Modeling n Why model faults? n Some real defects.

Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 21alt1 Lecture 21alt BIST -- Built-In Self-Test (Alternative to Lectures 25, 26 and 27) n Definition.

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 101 Design for Testability Theory and Practice Lecture 10: DFT and Scan n Definitions n Ad-hoc methods.

EE466: VLSI Design Lecture 17: Design for Testability

Lecture 28 IEEE JTAG Boundary Scan Standard

Copyright 2001, Agrawal & BushnellDay-1 AM Lecture 11 Design for Testability Theory and Practice January 15 – 17, 2005 Vishwani D. Agrawal James J. Danaher.

Copyright 2001, Agrawal & BushnellDay-1 PM Lecture 4b1 Design for Testability Theory and Practice Lecture 4b: Fault Simulation n Problem and motivation.

Spring 08, Apr 17 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 System Test Vishwani D. Agrawal James J. Danaher.

1 Lecture 23 Design for Testability (DFT): Full-Scan n Definition n Ad-hoc methods n Scan design Design rules Scan register Scan flip-flops Scan test sequences.

1 Presented by Yifat Kapach jtag course What is SCITT? Static Component Interconnection Test Technology Standard IEEE P1581.

Design for Testability Theory and Practice Lecture 11: BIST

Design for Testability

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 11 Lecture 1 Introduction n VLSI realization process n Verification and test n Ideal and real tests.

~ EDA lab ~ Interconnect Verification for SOC Jing-Yang Jou Department of Electronics Engineering National Chiao Tung University Hsinchu, Taiwan

May 17, 2001Mixed-Signal Test and DFT: Mixed-Signal Test and DFT Vishwani D. Agrawal Agere Systems, Murray Hill, NJ 47974

Lecture 5 Fault Modeling

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.

Vishwani D. Agrawal James J. Danaher Professor

Spring 07, Jan 25 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 VLSI System DFT Vishwani D. Agrawal James J. Danaher.

Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 20alt1 Lecture 20alt DFT: Partial, Random-Access & Boundary Scan n Definition n Partial-scan architecture.

TAP (Test Access Port) JTAG course June 2006 Avraham Pinto.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 241 Lecture 24 Design for Testability (DFT): Partial-Scan & Scan Variations n Definition n Partial-scan.

Copyright 2001, Agrawal & BushnellDay-1 AM-1 Lecture 11 Testing Analog & Digital Products Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.

ELEN 468 Lecture 251 ELEN 468 Advanced Logic Design Lecture 25 Built-in Self Test.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Scan and JTAG Principles1 Scan and JTAG Principles ARM Advanced RISC Machines.

Washington State University

Copyright 2001, Agrawal & BushnellLecture 1 Introduction1 VLSI Testing Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical and Computer Engineering.

EE 447/EE547 1 VLSI DESIGN Lecture 10 Design for Testability.

BS Test & Measurement Technique for Modern Semi-con devices & PCBAs.

Introduction to CMOS VLSI Design Test. CMOS VLSI DesignTestSlide 2 Outline  Testing –Logic Verification –Silicon Debug –Manufacturing Test  Fault Models.

Reporter: PCLee. Assertions in silicon help post-silicon debug by providing observability of internal properties within a system which are.

MICROPROCESSOR INPUT/OUTPUT

Presenter: Hong-Wei Zhuang On-Chip SOC Test Platform Design Based on IEEE 1500 Standard Very Large Scale Integration (VLSI) Systems, IEEE Transactions.

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

Testing of integrated circuits and design for testability J. Christiansen CERN - EP/MIC

Fault models Stuck-at Stuck-at-1 Reset coupling 0 0 Set coupling Inversion coupling Transition  /0 0 1 Transition  /1 1.

Logic BIST Logic BIST.

1 System-on-Chip (SoC) Testing An Introduction and Overview of IEEE 1500 Standard Testability Method for Embedded Core-based ICs.

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS Boundary Scan.

Fault Models, Fault Simulation and Test Generation Vishwani D. Agrawal Department of ECE, Auburn University Auburn, AL 36849, USA

April 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 281 Lecture 28 IEEE JTAG Boundary Scan Standard n Motivation n Bed-of-nails tester n System view.

EE434 ASIC & Digital Systems Partha Pande School of EECS Washington State University

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.

SYSTEM-LEVEL TEST TECHNIQUES INTRODUCTION In the 1970s, the in-circuit testing (ICT) method appeared. In the 1970s, the in-circuit testing (ICT) method.

Lecture 5: Design for Testability. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 12: Design for Testability2 Outline  Testing –Logic Verification –Silicon.

ASIC Design Methodology

VLSI Testing Lecture 14: System Diagnosis

CPE/EE 428/528 VLSI Design II – Intro to Testing (Part 2)

CPE/EE 428/528 VLSI Design II – Intro to Testing (Part 3)

ECE 434 Advanced Digital System L18

Lecture 23 Design for Testability (DFT): Full-Scan (chapter14)

VLSI Testing Lecture 15: System Diagnosis

CPE/EE 422/522 Advanced Logic Design L17

Sungho Kang Yonsei University

VLSI Testing Lecture 3: Fault Modeling

Lecture 26 Logic BIST Architectures

VLSI Testing Lecture 13: DFT and Scan

Presentation transcript:

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 121 Design for Testability Theory and Practice Lecture 12: System Diagnosis n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic tree n System design-for-testability (DFT) architecture  System partitioning  Core test-wrapper  DFT overhead n Summary

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 122 A System and Its Testing n A system is an organization of components (hardware/software parts and subsystems) with capability to perform useful functions. n Functional test verifies integrity of system:  Checks for presence and sanity of subsystems  Checks for system specifications  Executes selected (critical) functions n Diagnostic test isolates faulty part:  For field maintenance isolates lowest replaceable unit (LRU), e.g., a board, disc drive, or I/O subsystem  For shop repair isolates shop replaceable unit (SRU), e.g., a faulty chip on a board  Diagnostic resolution is the number of suspected faulty units identified by test; fewer suspects mean higher resolution

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 123 System Test Applications A Application Functional test Diagnostic test Resolution Manufacturing Yes LRU, SRU Maintenance Yes Field repair LRU Shop repair SRU LRU: Lowest replaceable unit SRU: Shop replaceable unit

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 124 Functional Test n All or selected (critical) operations executed with non-exhaustive data. n Tests are a subset of design verification tests (test- benches). n Software test metrics used: statement, branch and path coverages; provide low (~70%) structural hardware fault coverage. n Examples:  Microprocessor test – all instructions with random data (David, 1998).  Instruction-set fault model – wrong instruction is executed (Thatte and Abraham, IEEETC-1980).

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 125 Gate-Level Diagnosis e d a b c T3 T1 T2 T4 a b c Stuck-at fault tests: T1 = 010 T2 = 011 T3 = 100 T4 = 110 Logic circuit Karnaugh map (shaded squares are true outputs)

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 126 Gate Replacement Fault e d a b c T3 T1 T2 T4 a b c Stuck-at fault tests: T1 = 010 (pass) T2 = 011 (fail) T3 = 100 (pass) T4 = 110 (fail) Faulty circuit (OR replaced by AND) Karnaugh map (faulty output: red sqaure is 1 output)

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 127 Bridging Fault e d a b c T3 T1 T2 T4 a b c Stuck-at fault tests: T1 = 010 (pass) T2 = 011 (pass) T3 = 100 (fail) T4 = 110 (pass) Faulty circuit (OR bridge: a, c) Karnaugh map (red squares are faulty 1 outputs) a+c

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 128 Fault Test syndrome t 1 t 2 t 3 t 4 No fault a 0, b 0, d 0 a 1 b 1 c 0 c 1, d 1, e 1 e 0 Fault Dictionary a 0 : Line a stuck- at-0 t i = 0, if Ti passes = 1, if Ti fails

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 129 Diagnosis with Dictionary Fault Test syndrome Diagnosis t 1 t 2 t 3 t 4 OR AND e 0 OR-bridge (a,c) b 1 OR NOR c 1, d 1, e 1, e 0 Dictionary look-up with minimum Hamming distance

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 1210 Diagnostic Tree T4 T1 T2 T3 No fault found T3 T2 b1b1 a1a1 c 1, d 1, e 1 a 0, b 0, d 0 e0e0 c0c0 Pass: t 4 =0 Fail: t 4 =1 a 0, b 0, d 0, e 0 a 1, c 1, d 1, e 1 OR AND OR bridge (a,c) OR NOR

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 1211 System Test: PCB vs. SOC n Tested parts n In-circuit test (ICT) n Easy test access n Bulky n Slow n High assembly cost n High reliability n Fast interconnects n Low cost n Untested cores n No internal test access n Mixed-signal devices PCB*SOC** * Printed circuit board ** System on a chip

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 1212 Core-Based Design n Cores are predesigned and verified but untested blocks:  Soft core (synthesizable RTL)  Firm core (gate-level netlist)  Hard core (non-modifiable layout, often called legacy core) n Core is the intellectual property of vendor (internal details not available to user.) n Core-vendor supplied tests must be applied to embedded cores.

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 1213 Partitioning for Test n Partition according to test methodology:  Logic blocks  Memory blocks  Analog blocks n Provide test access:  Boundary scan  Analog test bus n Provide test-wrappers (also called collars) for cores.

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 1214 Test-Wrapper for a Core n Test-wrapper (or collar) is the logic added around a core to provide test access to the embedded core. n Test-wrapper provides:  For each core input terminal  A normal mode – Core terminal driven by host chip  An external test mode – Wrapper element observes core input terminal for interconnect test  An internal test mode – Wrapper element controls state of core input terminal for testing the logic inside core  For each core output terminal  A normal mode – Host chip driven by core terminal  An external test mode – Host chip is driven by wrapper element for interconnect test  An internal test mode – Wrapper element observes core outputs for core test

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 1215 A Test-Wrapper Wrapper test controlle r Scan chain to/from TAP from/to External Test pins Wrapper elements Core Functional core inputs Functional core outputs

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 1216 Overhead of Test Access n Test access is non-intrusive. n Hardware is added to each I/O signal of block to be tested. n Test access interconnects are mostly local. n Hardware overhead is proportional to: (Block area) – 1/2

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 1217 Overhead Estimate Rent’s rule: For a logic block the number of gates G and the number of terminals t are related by t = K G  where 1 ≤ K ≤ 5, and  ~ 0.5. Assume that block area A is proportional to G, i.e., t is proportional to A 0.5. Since test logic is added to each terminal t, Test logic added to terminals Overhead = ~ A –0.5 A

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 1218 DFT Architecture for SOC User defined test access mechanism (TAM) Module 1 Test wrapper Test source Test sink Module N Test wrapper Test access port (TAP) Functional inputs Functional outputs Func. inputs Func. outputs SOC inputs SOC outputs TDI TCK TMS TRST TDO Instruction register control Serial instruction data

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 1219 DFT Components n Test source: Provides test vectors via on-chip LFSR, counter, ROM, or off-chip ATE. n Test sink: Provides output verification using on-chip signature analyzer, or off-chip ATE. n Test access mechanism (TAM): User-defined test data communication structure; carries test signals from source to module, and module to sink; tests module interconnects via test-wrappers; TAM may contain bus, boundary-scan and analog test bus components. n Test controller: Boundary-scan test access port (TAP); receives control signals from outside; serially loads test instructions in test-wrappers.

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 1220 Summary n Functional test: verify system hardware, software, function and performance; pass/fail test with limited diagnosis; high (~100%) software coverage metrics; low (~70%) structural fault coverage. n Diagnostic test: High structural coverage; high diagnostic resolution; procedures use fault dictionary or diagnostic tree. n SOC design for testability:  Partition SOC into blocks of logic, memory and analog circuitry, often on architectural boundaries.  Provide external or built-in tests for blocks.  Provide test access via boundary scan and/or analog test bus.  Develop interconnect tests and system functional tests.  Develop diagnostic procedures.