The Development of Psec-Resolution TDC for Large Area TOF Systems Fukun Tang Enrico Fermi Institute University of Chicago With Karen Byrum and Gary Drake.

Slides:

Advertisements

Similar presentations

D. Wei, Y. Huang, B. Garlepp and J. Hein

Advertisements

A Stabilization Technique for Phase-Locked Frequency Synthesizers Tai-Cheng Lee and Behzad Razavi IEEE Journal of Solid-State Circuits, Vol. 38, June 2003.

Charge Pump PLL.

Lecture 17: Analog to Digital Converters Lecturers: Professor John Devlin Mr Robert Ross.

Electronics Principles & Applications Sixth Edition Chapter 13 Integrated Circuits (student version) ©2003 Glencoe/McGraw-Hill Charles A. Schuler.

January 28th, 2010Clermont Ferrand, Paul Scherrer Institut DRS Chip Developments Stefan Ritt.

Ultra Low Power PLL Implementations Sudhanshu Khanna ECE

Electronics Development Group

Built-In Self-Test for Radio Frequency System-On-Chip Bruce Kim The University of Alabama.

1 4-bit Decimation Filter Rashmi Joshi Siu Kuen(Steve) Leung Cuong Trinh Advisor: Dr. David Parent December 5, 2005.

DEVELOPMENT OF A READOUT SYSTEM FOR LARGE SCALE TIME OF FLIGHT SYSTEMS WITH PICOSECOND RESOLUTION Considerations and designs for a system of tdc’s with.

Polar Loop Transmitter T. Sowlati, D. Rozenblit, R. Pullela, M. Damgaard, E. McCarthy, D. Koh, D. Ripley, F. Balteanu, I. Gheorghe.

 Phase detector:  Loop filter:  VCO: Phase Locked Loop (PLL) Design by Akin Akturk and Zeynep Dilli Figure 1: Basic PLL building blocks.

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.

POSTER TEMPLATES BY: Development of Front-End Electronics for Picosecond Resolution TOF Detectors Fukun Tang, Enrico Fermi.

1 High Speed Fully Integrated On-Chip DC/DC Power Converter By Prabal Upadhyaya Sponsor: National Aeronautics and Space Administration.

August SGSS front end, Summary August 2008 Edwin Spencer, SCIPP1 SGST Preview SCIPP, UC Santa Cruz Andrey Martchovsky Gregory Horn Edwin Spencer.

The UC Simulation of Picosecond Detectors Pico-Sec Timing Hardware Workshop November 18, 2005 Timothy Credo.

Phase Locked Loop Design Matt Knoll Engineering 315.

NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.

Phase Locked Loops Continued

Ayman Khattab Mohamed Saleh Mostafa El-Khouly Tarek El-Rifai

ALL-DIGITAL PLL (ADPLL)

GUIDED BY: Prof. DEBASIS BEHERA

1 Phase-Locked Loop. 2 Phase-Locked Loop in RF Receiver BPF1BPF2LNA LO MixerBPF3IF Amp Demodulator Antenna RF front end PD Loop Filter 1/N Ref. VCO Phase-

Chihou Lee, Terry Yao, Alain Mangan, Kenneth Yau, Miles Copeland*, Sorin Voinigescu University of Toronto - Edward S. Rogers, Sr. Dept. of Electrical &

Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.

Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.

TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.

Experimental results obtained from a 1.6 GHz CMOS Quadrature Output PLL with on-chip DC-DC Converter Owen Casha Department of Micro & Nanoelectronics University.

Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers M. Bochenek 1,2, W. Dąbrowski 2, F. Faccio 1, S. Michelis 1 1. CERN, Conseil Européen.

Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.

Chapter 13 Linear-Digital ICs. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Electronic Devices.

1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.

A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology

1.  Why Digital RF?  Digital processors are typically implemented in the latest CMOS process → Take advantages scaling. (e.g. density,performance) 

High-Speed Track-and-Hold Circuit Design October 17th, 2012 Saeid Daneshgar, Prof. Mark Rodwell (UCSB) Zach Griffith (Teledyne)

ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications Nick Krajewski CMPE /16/2005.

QIE10 Issues Tom Zimmerman Fermilab Oct. 28,

The World Leader in High-Performance Signal Processing Solutions Design a Clock Distribution for a WCDMA Transceiver System CSNDSP 2006 Session: B.11 Systems.

A 2-GHz Direct Sampling ΔΣ Tunable Receiver with 40-GHz Sampling Clock and on-chip PLL T. Chalvatzis 1, T. O. Dickson 1,2 and S. P. Voinigescu 1 1 University.

VLSI Design Lab PHASE NOISE IN PHASE-LOCKED LOOP CIRCUITS Ashok Srivastava Department of Electrical and Computer Engineering School of Electrical Engineering.

ICECS 2010 First Order Noise Shaping Time-to-Digital Converter

Solid State Microwave Oscillators Convert dc energy to microwave signals Can be used as generators in all communication systems, radars, electronic counter.

SiGe Meeting, Geneva 1 Fast Silicon Sensors. SiGe Meeting, Geneva Fast sensors 2 N-well P-substrate Time.

1 HD EIE M -108MHz Phase Lock Loop FREQUENCY SYNTHSIZER WONG TANG PAAI DILLIAN D WONG WAI TING KENNETH D.

Electronics Principles & Applications Fifth Edition Chapter 13 Integrated Circuits ©1999 Glencoe/McGraw-Hill Charles A. Schuler.

CADENCE CONFIDENTIAL 1CADENCE DESIGN SYSTEMS, INC. Cadence Front to Back End Adil Sarwar March 2004.

Pico-Sec Simulation Workshop University of Chicago 12/12/06 Simulating Front-end Electronics and Integration with End-to-end Simulation Fukun Tang Enrico.

ADF4193 Low Phase Noise, Fast Settling PLL Frequency Synthesizer

Final Design Review of a 1 GHz LNA / Down-Converter Charles Baylis University of South Florida April 22, 2005.

Lecture 6: Measurements of Inductance, Capacitance, Phase, and Frequency 1.

Motivation for 65nm CMOS technology

Ekaterina Laskin, Sean T. Nicolson, Sorin P. Voinigescu

Mackenzie Cook Mohamed Khelifi Jonathon Lee Meshegna Shumye Supervisors: John W.M. Rogers, Calvin Plett 1.

CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,

- Herve Grabas - Ecole Superieure d’Electicite 1 Internship presentation - University of Chicago – 3 sept

Electronic Devices and Circuit Theory

A 2 Gsps Waveform Digitizer ASIC in CMOS 180 nm Technology

EE 597G/CSE 578A Final Project

Low Jitter PLL clock frequency multiplier

DESIGN AND SIMULATION OF A PHASE LOCKED LOOP FOR HIGH SPEED SERDES

The Development of Large-Area Psec-Resolution TOF Systems

The Development of Large-Area Psec-Resolution TOF Systems

Phase-Locked Loop Design

The Development of Large-Area Psec-Resolution TOF Systems

MCP Electronics Time resolution, costs

Enrico Fermi Institute and Physics Dept

Latest Results from T979: PSec Time-of-flight

The Development of Large-Area Psec-Resolution TOF Systems

Presentation transcript:

The Development of Psec-Resolution TDC for Large Area TOF Systems Fukun Tang Enrico Fermi Institute University of Chicago With Karen Byrum and Gary Drake (ANL) Shreyas Baht, Tim Credo, Henry Frisch, Harold Sanders and David Yu (UC)

Major advances for TOF measurements: Ability to simulate electronics and systems to predict design performance Output at anode from simulation of 10 particles going through fused quartz window- T. Credo, R. Schroll Jitter on leading edge 0.86 psec From H. Frisch

Requirement: Psec-Resolution TDC 1 ps Resolution Time-to-Digital Converter!!! Start Stop 500pS Tw MCP_PMT Output Signal Reference Clock

Diagram of MCP-PMT Electronics From Harold

(1) TAC-ADC Approaches & Possibilities Receiver “Zero”-walk Disc. TAC Driver11-bit ADC 2 Ghz PLL 4x1Ghz PLL REF_CLK PMT psFront-end (Timing Module Option #1) 1/4

TAC-ADC: Simulation Result Electronics with typical gate jitters << 1 psec

(2) Time Stretcher Approaches & Possibilities Receiver “Zero”-walk Disc. Stretcher Driver11-bit Counter 2 Ghz PLL REF_CLK PMT psFront-end (Timing Module Option #2) 1/4 CK5Ghz

Time Stretcher: Simulation Result 1ns Time Interval (Input Signal) Stretched Time = 274ns (pedestal=74ns) x200 Stretched Time Interval (Output Signal ) 0 50ns 100ns 150ns 200ns 250ns 300ns

Ultimate Goal: To build TDC with 1 pSec Resolution for Large Scale of Time-of-Flight Detector. To build TDC with 1 pSec Resolution for Large Scale of Time-of-Flight Detector. Primary Goal: To build 2-Ghz VCO, key module of PLL that generates the TDC reference signal To build 2-Ghz VCO, key module of PLL that generates the TDC reference signal Cycle-to-Cycle Time-jitter < 1 ps Cycle-to-Cycle Time-jitter < 1 ps To evaluate IHP SG25H1/M4M5 Technology for our applications To evaluate IHP SG25H1/M4M5 Technology for our applications To gain experiences on using Cadence tools (Virtuoso Analog Environment) To gain experiences on using Cadence tools (Virtuoso Analog Environment) Circuit Design (VSE) Circuit Design (VSE) Simulation (Spectre) Simulation (Spectre) Chip Layout (VLE, XLE, VCAR) Chip Layout (VLE, XLE, VCAR) DRC and LVS Check (Diva, Assura, Calibre) DRC and LVS Check (Diva, Assura, Calibre) Parasitic Extraction (Diva) Parasitic Extraction (Diva) Post Layout Simulation (Spectre) Post Layout Simulation (Spectre) GDSII Stream out GDSII Stream out Validation Validation Tape Out Tape Out VCO: Submission of Oct. 2006

1N1N Diagram of Phase-Locked Loop PD CP I1I1 I2I2 LF VCO F ref F0F0 Uc PD: Phase Detector CP: Charge Pump LF: Loop Filter VCO: Voltage Controlled Oscillator

IHP (SG25H1) 0.25  m SiGe BiCMOS Technology 0.25  m BiCMOS technology 0.25  m BiCMOS technology 200Ghz NPN HBT (hetero-junction bipolar transistor) 200Ghz NPN HBT (hetero-junction bipolar transistor) MIM Capacitors (layer2-layer3) ( 1f/1u 2 ) MIM Capacitors (layer2-layer3) ( 1f/1u 2 ) Inductors (layer3-layer4) Inductors (layer3-layer4) High dielectric stack for RF passive component High dielectric stack for RF passive component 5 metal layers (Al) 5 metal layers (Al) Digital Library: Developing Digital Library: Developing

SG25 Process Specification

2-GHz BiCMOS VCO Schematic Negative Resistance and Current-Limited Voltage Control Oscillator with Accumulating PMOS Varicap and 50  Line Drivers

V-F Plot (3 model 27C-55C) Temperature: 27C-55C Supply: VDD=2.5V VControl varied 0.18V VControl Frequency

Best dBc/Hz Typical dBc/Hz Worst dBc/Hz Phase Noise ( 3 model 27C) Worst Typical offset Temperature: 27C Supply: VDD=2.5V

Calculation of Cycle-to-Cycle Jitter

2-GHz VCO Performance Summary (1) T=27C f 0 = 2 GHz phase noise: offset Vcontrol(V)Itail(mA)Vpp(mV)Icc(mA)Pw(mW) Phase Noise Best Typical Worst

2-GHz VCO Performance Summary (2) T=55C f 0 = 2 GHz phase noise: offset Vcontrol(V)Itail(mA)Vpp(mV)Icc(mA)Pw(mW) Phase Noise Best Typical Worst

Virtuoso XL Layout View

Virtuoso Chip Assembly Router View

Diagram of Post Layout Simulation Schematic Analog_extracted

Transit Analysis: Comparison of Schematic and Post Layout Simulations Schematic Post Layout  loads

V-F Plot: Comparison of Schematic and Post Layout Simulations Post Layout Schematic Vcontrol Frequency

Phase Noise: Post Layout Simulations VDD=2.5V Temp.=27C, 55C Phase offset27C dBc/Hz (Sch: ) 55C dBc/Hz (Sch: )

Conclusion (1) VCO time-jitter met our requirement. (2) Post layout simulation matched schematic simulation very well. (3) Some problems we have encountered with pcell library, layout, DRC, LVS and auto-routing functionalities. (4) Ready for October Submission.