EET 405 - Advanced Digital Parallel Ports. n In contrast to serial ports, parallel ports ‘present’ all bits at one time. n ‘The parallel port reflects.

Slides:



Advertisements
Similar presentations
IEEE 1284 I/O. IEEE 1284 Overview Four parallel port interfaces through ENI 40 pins Uses external latching transceivers Host-side only No IEEE negotiation.
Advertisements

IO Interfaces and Bus Standards. Interface circuits Consists of the cktry required to connect an i/o device to a computer. On one side we have data bus.
INPUT-OUTPUT ORGANIZATION
PROGRAMMABLE PERIPHERAL INTERFACE -8255
EXTERNAL COMMUNICATIONS DESIGNING AN EXTERNAL 3 BYTE INTERFACE Mark Neil - Microprocessor Course 1 External Memory & I/O.
I/O Interfaces.
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Processor support devices Part 1:Interrupts and shared memory dr.ir. A.C. Verschueren.
82C55 82C55 Programmable Peripheral Interface Interfacing Part III.
PH4705 ET4305 Interface Standards A number of standard digital data interfaces are used in measurement systems to connect instruments and computers for.
Input-output and Communication Prof. Sin-Min Lee Department of Computer Science.
Chapter 10 Supporting I/O Devices. You Will Learn…  How to install peripheral I/O devices  How to use ports and expansion slots for add- on devices.
9/20/6Lecture 3 - Instruction Set - Al Hardware interface (part 2)
1 PC Peripherals for Technicians PC Peripherals for Technicians Chapter Chapter Interfaces: Parallel Port Systems Manufacturing Training.
EE 316 Computer Engineering Junior Lab Lecture on PC Parallel port.
Interface circuits I/O interface consists of the circuitry required to connect an I/O device to a computer bus. Side of the interface which connects to.
Parallel Connections Michael Fromwiller CS 147 Spring 08 Dr. Sin-Min Lee This presentation will probably involve audience discussion, which will create.
University of Tehran 1 Interface Design Keyboard and Printer Omid Fatemi.
INPUT-OUTPUT ORGANIZATION
PC Maintenance: Preparing for A+ Certification Chapter 7: Cables.
Computer Architecture Lecture 08 Fasih ur Rehman.
Identification And Function
Input / Output CS 537 – Introduction to Operating Systems.
Transmission Modes Serial Transmission  One bit is transmitted on a circuit at a time  Usually there is one transmit circuit and one receive circuit.
Computers in Surveying SVY2301 / E4006 Automated Surveying.
Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
1 Chapter Overview Understanding Expansion Buses Configuring Expansion Cards Cables and Connectors.
SC200x Peripherals Broadband Entertainment Division DTV Source Applications July 2001.
8086/8088 Hardware Specifications A Course in Microprocessor Electrical Engineering Dept. University of Indonesia.
MICROPROCESSOR INPUT/OUTPUT
By, Prof. Tambe S. S. S.N.D. College of Engineering and Research Center Department of Electrical Engineering.
I NTRODUCTION P IN CONFIGARATION O PERATING MODE.
Universal Synchronous/Asynchronous Receiver/Transmitter (USART)
Universal Asynchronous Receiver/Transmitter (UART)
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
EE 316 Computer Engineering Junior Lab Project 1: Traffic Light Controller.
Input/Output 2 What is I/O? How we get the CPU to communicate with devices From the computer’s point of view, it’s just 1’s and 0’s Gets interpreted.
Applications of PPI A/D - Temperature Sensor. Analog to Digital.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Disk Interfaces Last Update Copyright Kenneth M. Chipps Ph.D. 1.
Organisasi Sistem Komputer Materi VIII (Input Output)
Embedded Network Interface (ENI). What is ENI? Embedded Network Interface Originally called DPO (Digital Product Option) card Printer without network.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
PPI-8255.
NS Training Hardware Traffic Flow Note: Traffic direction in the 1284 is classified as either forward or reverse. The forward direction is.
Programmable Interrupt Controller (PIC)
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Basic LED Interface.
ECE 353 Introduction to Microprocessor Systems Michael J. Schulte Week 9.
بسم الله الرحمن الرحيم MEMORY AND I/O.
8255:Programmable Peripheral Interface
8251 USART.
Intel 8255A PPI EEE 365 [FALL 2014] LECTURE ATANU K SAHA BRAC UNIVERSITY.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
I/O SYSTEMS MANAGEMENT Krishna Kumar Ahirwar ( )
Advanced Technology Attachment
Diagram of microprocessor interface with IO devices
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
The 8255 Programmable Peripheral Interface
E3165 DIGITAL ELECTRONIC SYSTEM
PROGRAMMABLE PERIPHERAL INTERFACE -8255
8255.
Chapter Overview Understanding Expansion Buses
Parallel communication interface 8255
Programmable Peripheral Interface
82C55 Programmable Peripheral Interface
PARALLEL PORT INTERFACING PART#1
Presentation transcript:

EET Advanced Digital Parallel Ports

n In contrast to serial ports, parallel ports ‘present’ all bits at one time. n ‘The parallel port reflects a hardware engineer’s concept of the way in which communication should work.’ n Eight Data bits are represented by 8 wires – Voltage levels are standard TTL - 0/5v

Parallel Ports n Flow control is provided by hardware signals – Handshaking lines n Original Parallel Ports were single direction (output only) n Modern ports allow for bi-directional communications

Parallel Ports n Three ranges of I/O ports are assigned. – 03BCh, 0378h, 0278h. – LPT1, LPT2, LPT3 n Interrupts provided – 07h and 05h

Centronics Connectors (25pin) n On 25 pin connector - IEEE 1284 – 1 - strobe – data bits 0-7 – 10 - Acknowledge – 11 - Busy – 12 - Paper Out – 13 - Select – 14 - Auto LF – 15 - error – 16 - Printer Initialize – 17 - Select inpu – Ground

Parallel Port Signals n Data lines - maintain the bit through the transfer period n Strobe Line – negative pulse - print character – 1 microsecond long n Busy – high = Printer is busy

n Acknowledge Line – normally high - strobes low to signal that printer is ready n Select – high = printer is on line n Paper Empty – high = printer is out of paper

n Fault (error) – high = printer has some problem not identified above n Initialize Printer – low makes printer reset itself n Select Input – low = printer should select itself

n Autofeed – low = automatically send LF after DR

Bi-directional Parallel Ports n Dependent on the configuration of the PPI chip used n can accept 8 bit data on lines n Bus Mastering was added to allow DMA transfer to/from devices connected to parallel ports.

Enhanced Parallel Ports n EPP - a faster port that has a streamlined logical interface and explicit definition of electrical parameters n Standard PP uses three input/output ports for control and moving data -- EPP uses 8 n base + 3 = EPP address port – Signals that the data bits now contain an address

EPP n base + 4 to base +7 = EPP Data buffer – allows host computer to write 32 bit double word to all 4 buffers simultaneously n the 25 pin connector is assigned as a standard parallel port n When Enhanced mode is enabled - only 8 data and 5 signals are used.

EPP signals n Write - pin 1 (low = write is occuring) n Data Strobe - pin 14 (data valid) n Address Strobe - pn 17 (address info is available) n Wait - pin 11 (busy) n Interrupt - pin 10 (high = request interrupt) n the other four ports are used as normal

EPP CABLE n due to the high speed nature of the port, the cable is specifically engineered to reduce noise. n Double-shielded n ~ 2 Mbytes per second – can expect to increase to 8 Mbytes /sec.

Extended Capabilities Ports ECP n adds 2 modes – fast two-way communication mode – data compression (RLE) n Allows for 128 addresses n Additional control registers at 0400h higher than the base registers n 0402h - Extended control register - sets mode

Modes of ECP Table NameAddressModeFunction DataBasePC, PS/2Data Reg ecpAFifoBaseECPEDP FIFO buffer DSRBase+1AllStatus Register DCRBase+2AllControl Register cFifoBase+400EPPEPP FIFO (data) Buffer ecpDFifoBase+400ECPECP FIFO (data) Buffer tFifoBase+400TestTest FIFO cnfgABase+400ConfigConfig. Register A cnfgBBase+401ConfigConfig. Register B ecrBase+402AllExtended control reg.

n backwards compatible n in ECP mode - can write 8, 16, or 32 bits wide. n Allows up to 128 devices on a single port

Speeds n conventional port up to 250,000 bytes per second – with overhead expect 80-90kbps n EPP can produce approx. 800 kbps – can expect up to 8 mbps in the future n ECP incorporates compression – Run Length Encoding – sends byte + multiplier

Assignment