Computer Organization and Architecture Tutorial 2 Kenneth Lee.

Slides:



Advertisements
Similar presentations
The Fetch – Execute Cycle
Advertisements

Machine cycle.
Instruction Set Design
Central Processing Unit
CS364 CH16 Control Unit Operation
by Wannarat Computer System Design Lecture 2 Instruction Set Architecture.
Damian BrowneLuis PabonPedro Tovar The operation of a computer in executing a program consists of a sequence of Instruction Cycles, with one machine.
ARITHMETIC LOGIC SHIFT UNIT
2.3) Example of program execution 1. instruction  B25 8 Op-code B means to change the value of the program counter if the contents of the indicated register.
Computer Organization and Architecture
CPS 101 Introduction to Computational Science Wensheng Shen Department of Computational Science SUNY Brockport.
Lecture 14: Review Intro to IT COSC1078 Introduction to Information Technology Lecture 14 Revision and Review James Harland
Overview von Neumann Model Components of a Computer Some Computer Organization Models The Computer Bus An Example Organization: The LC-3.
Lecture 13 - Introduction to the Central Processing Unit (CPU)
Processor Structure & Operations of an Accumulator Machine
Micro-operations Are the functional, or atomic, operations of a processor. A single micro-operation generally involves a transfer between registers, transfer.
University of Texas Pan AmDr. John P. Abraham Information Technology Computer Architecture Dr. John P. Abraham.
SAP1 (Simple-As-Possible) Computer
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
Explain giving examples as appropriate, the essential features of an instruction set of a CPU. Each instruction must contain 4 basic components: Operation.
Presented by: Sergio Ospina Qing Gao. Contents ♦ 12.1 Processor Organization ♦ 12.2 Register Organization ♦ 12.3 Instruction Cycle ♦ 12.4 Instruction.
Computer Architecture Lecture 9 by Engineer A. Lecturer Aymen Hasan AlAwady 10/2/2014 University of Kufa - Information Technology Research and Development.
The CPU Central Processing Unit. 2 Reminder - how it fits together processor (CPU) memory I/O devices bus.
Chapter 4 MARIE: An Introduction to a Simple Computer.
Computer Organization and Architecture Tutorial 1 Kenneth Lee.
Lecture 14 Today’s topics MARIE Architecture Registers Buses
1 Purpose of This Chapter In this chapter we introduce a basic computer and show how its operation can be specified with register transfer statements.
Lec 5 Basic Computer Organization
Fetch-execute cycle.
A summary of TOY. 4 Main Components Data Processor Control Processor Memory Input/Output Device.
Computer Structure & Architecture 7b - CPU & Buses.
Computer Studies/ICT SS2
Dale Roberts Department of Computer and Information Science, School of Science, IUPUI CSCI N305 Information Representation: Machine Instructions.
September 26, 2001Systems Architecture I1 Systems Architecture I (CS ) Lecture 2: Implementation of a Simplified Computer Jeremy R. Johnson Wednesday,
Represents different voltage levels High: 5 Volts Low: 0 Volts At this raw level a digital computer is instructed to carry out instructions.
Computer Architecture Lecture 5 by Engineer A. Lecturer Aymen Hasan AlAwady 25/11/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
Chapter 3 : Top Level View of Computer Functions Basic CPU function, Interconnection, Instruction Format and Interrupt.
Question What technology differentiates the different stages a computer had gone through from generation 1 to present?
GROUP 2 CHAPTER 16 CONTROL UNIT Group Members ๏ Evelio L. Hernandez ๏ Ashwin Soerdien ๏ Andrew Keiper ๏ Hermes Andino.
Designing a CPU –Reading a programs instruction from memory –Decoding the instruction –Executing the instruction –Transferring Data to/From memory / IO.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
1 Computer Architecture. 2 Basic Elements Processor Main Memory –volatile –referred to as real memory or primary memory I/O modules –secondary memory.
Jeremy R. Johnson William M. Mongan
Central Processing Unit Decode Cycle. Central Processing Unit Current Instruction Register (CIR) I1 The fetch cycle has transferred an instruction from.
Lec 4-2 Five operations of the machine cycle Fetch- fetch the next program instruction from memory. (PC+1); instruction to IR Decode- decode the instruction.
Types of Micro-operation  Transfer data between registers  Transfer data from register to external  Transfer data from external to register  Perform.
TAO1221 COMPUTER ARCHITECTURE AND ORGANIZATION LAB 3 & 4 Part 1
Instruction Formats Each instruction consists of two parts:
Data Representation – Instructions
The fetch-execute cycle
The Processor and Machine Language
Functional Units.
Computer Organization and ASSEMBLY LANGUAGE
Processor Organization and Architecture
Overview of Computer Architecture and Organization
Intel 8080 Processor The 8080 was an 8-bit processor
Systems Architecture I (CS ) Lecture 2: A Simplified Computer
The Little Man Computer
THE FETCH-EXECUTE CYCLE.
CPU Structure and Function
Computer Evolution and Performance
Information Representation: Machine Instructions
Instruction execution and ALU
COMPUTER ARCHITECTURE
Presentation transcript:

Computer Organization and Architecture Tutorial 2 Kenneth Lee

One instruction has 20 bits 8 bits for operation code (opcode) 12 bits for the address of operand

Binary, Octal, Decimal, Hexadecimal Binary: Base two Only 2 numbers: 0, 1 0+1=1; 1+1=10 Octal: Base eight 8 numbers: 0, 1, 2, 3, 4, 5, 6, 7 1+2=3; 7+1=10 Decimal: Base ten 9 numbers: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9 1+2=3; 9+1=10

Hexadecimal Base sixteen 16 numbers: 0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F 1+2=3; 9+1=A; E+1=F; F+1=10

2.2.a Load M(2) (Load the contents of memory address 2 to accumulator )

2.2.b Fetch: access the memory to fetch the instruction Execute: access the memory address 2 to load the data

This program will store the absolute value of the contents of memory address 0FA into memory address 0FB

Text book: p 53

(Text book p 56)

Text book p 64

Memory to processor Processor to memory I/O to processor Processor to I/O I/O to or from memory (Text book p 67-68)

Reduces propagation delay because each bus can be shorter Reduces bottleneck effects (Text book p 70-71)

MAR (Memory address register)  Specifies the address in the memory for the next read or write MBR (Memory buffer register)  Contains the data to be written into memory or receives the data read from memory Two registers used most frequently  All memory address related operation need go through MAR  All data transfer related operation need go through MBR

12 bit address 16 bit memory

16 bit bus 16 bit instruction

Ps. a 16-bit bus need one cycle to transfer a 8-bit instruction