Example: 7 Segment Displays BA 00 01 11 10 DC\ 00 1011 01 0111 11 xxxx 10 11xx Decimal Number Inputs Outputs DCBA abcdefg 01234567890123456789 00000000110000000011.

Slides:



Advertisements
Similar presentations
Random-Access Memory (RAM)
Advertisements

Digital Design: Combinational Logic Blocks
Combinational Circuits CS370 – Spring BCD to 7 Segment Display Controller Understanding the problem: input is a 4 bit bcd digit output is the control.
Appendix B Digital Logic. Irvine, Kip R. Assembly Language for Intel-Based Computers, NOT AND OR XOR NAND NOR Truth Tables Boolean Operators.
Chapter 11_1 (chap 10 ed 8) Digital Logic. Irvine, Kip R. Assembly Language for Intel-Based Computers, NOT AND OR XOR NAND NOR Truth Tables Boolean.
©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.
1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
Parity. 2 Datasheets TTL:  CMOS: 
Sequential Logic Design
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR 1 Combinational Circuit – MSI Circuit ENCODER With the aid of K-map (don’t care situation), we can get D 0 =
Memory types ROM – Read only memory RAM – Random Access Memory
How to build a digital gate. CMOS NAND Gate Several realization of NOT 1. This is how a NOT operation is often represented schematically. 2. Sometimes.
Sequential Logic Design
ENGIN112 L13: Combinational Design Procedure October 1, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 13 Combinational Design Procedure.
4/11/03 Minute Paper How does MS window work? Like how do we have the screen on the computer. Is it just a bunch of Binary #’s representing colors? When.
CS 151 Digital Systems Design Lecture 13 Combinational Design Procedure.
TK Memory Interface DR MASRI AYOB. 2 Requirement and memory structure There are two types of memory: –RAM: read and write –ROM: read only Figure.
ECE 331 – Digital System Design Logic Circuit Design (Lecture #7)
Chapter 3 Combinational Logic Design
Figure to-1 Multiplexer and Switch Analog
ITEC 352 Lecture 5 Low level components(3). Low level components Review Multiplexers Demultiplexer Minterm/Maxterm Karnaugh Map.
Chapter 10_1 Digital Logic. Irvine, Kip R. Assembly Language for Intel-Based Computers, NOT AND OR XOR NAND NOR Truth Tables Boolean Operators.
Random-Access Memory (RAM)
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
Chapter 5 Memory and Programmable Logic 5.1. Introduction 5.2. Random Access Memory 5.3. Memory Encoding 5.4. Read Only Memory 5.5. Programmable Logic.
Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.
KARNAUGH MAP – Digital Circuit 1 Choopan Rattanapoka.
CSET 4650 Field Programmable Logic Devices
Memory Technology and Interfacing. Stored Program Model Memory Output Input CPU Stored-program computer model.
ROM & PLA Digital Logic And Computer Design
CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
Read Only Memory DC A0A0 A b1b1 b2b2 Programmable ROM DC A0A0 A v b1b1 b2b Fuse Mask-programmed ROM.
Princess Sumaya University
1 CSE370, Lecture 11 Lecture 11  Logistics  HW3 due now  Lab4 goes on as normal next week  Tuesday review 6pm, place TBD  Last lecture  "Switching-network"
Chapter 0 - reVieW Combinational Logic Circuit, Combinational Logic Circuit, Propagation Delay, Propagation Delay, Programmable Logic. Programmable Logic.
Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers.
Logic Gates Digital Electronics.
ECE 320 Homework #3 1. Simplify the Boolean function F using the don’t care conditions d, in both S.O.P. and P.O.S. form: a) F=A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’
Computing Machinery Chapter 3: Combinational Circuits.
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-1 Design Procedure 1Created by: Ms.Amany AlSaleh.
Digital Logic & Design Vishal Jethava Lecture 11 svbitec.wordpress.com.
IC design options PLD (programmable logic device)
Random Access Memory (RAM).  A memory unit stores binary information in groups of bits called words.  The data consists of n lines (for n-bit words).
Wnopp Memory device Introduction n Memory Cell n Memory Word n Byte n Capacity n Address n Read Operation n Write Operation n Access Time n Volatile.
09 MUX Page 1 ECEn/CS 224 Multiplexers Decoders ROMs (LUTs)
Lecture 24: 12/3/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
Programmable logic devices. CS Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs.
In some Boolean functions there are some input terms that will never occur, for example in BCD code there are sex invalid combinations 1010,1011,1100,
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Binary Parallel Adders
CEC 220 Digital Circuit Design Decoders, Encoders, & ROM Wed, February 19 CEC 220 Digital Circuit Design Slide 1 of 18.
Assignment 7 solutions Truth Table Karnaugh Map for "b" xxxx 1011xx DC BA.
1 Binary Signals Logic gate circuits are designed to input and output only two types of signals: “high” (1) and “low” (0), as represented by a variable.
1 Combinational Logic Design.  A process with 5 steps Specification Formulation Optimization Technology mapping Verification  1 st three steps and last.
Digital Logic & Design Dr. Waseem Ikram Lecture 11.
Programmable Logic Devices
Logic Devices. Decoder 2-to-4 Decoder 3-to-8 Decoder.
This chapter in the book includes: Objectives Study Guide
DIGITAL LOGIC CIRCUITS
More Devices: Control (Making Choices)
Part 4 Combinational Logic.
DIGITAL LOGIC CIRCUITS
Week 3 Logic will get you from A to B. Imagination will take you everywhere. Albert Einstein.
ECE434a Advanced Digital Systems L02
Homework Reading Tokheim, Section 5-10, 7-4.
Princess Sumaya University
13 Digital Logic Circuits.
Week 3 Logic will get you from A to B. Imagination will take you everywhere. Albert Einstein.
Presentation transcript:

Example: 7 Segment Displays BA DC\ xxxx 10 11xx Decimal Number Inputs Outputs DCBA abcdefg

Example: 7 Segment Displays, Segment a BA DC\ xxxx 10 11xx Red cells are represented by B; this is a 4x2 supercell. BA DC\ xxxx 10 11xx Green cells are represented by D; this is a 2x4 supercell. BA DC\ xxxx 10 11xx Blue cells are represented by A. C; BA DC\ xxxx 10 11xx Cyan cells are represented by A'. C'; All cells are represented by B + D + A·C + A' · C'

7 segment decoder

Karnaugh Map for Simplifying Logic Function BC A

More Applications of Combinational Logic Multiplexer or data selector: 2 n data, needs n address (data select) lines

More Applications of Combinational Logic ROM: 2 m  n cell, where n is # of bits in each word. needs m address (or data select) lines Erasable Programmable read-only memory (EPROM): Automobile applications

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2025 SlidePlayer.com. Inc. All rights reserved.