Arbitrary Waveforms Module M10.5 Section 7.2. CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s0 0 0 0 0 0 1 s1 0 0 1 0 1 0 s2 0 1 0 0 1 1 s3 0 1.

Slides:

Advertisements

Similar presentations

Counters Discussion D8.3.

Advertisements

Modulo-N Counters Module M10.4 Section 7.2.

VHDL Lecture 1 Megan Peck EECS 443 Spring 08.

Encoders Module M9.3 Section 6.3. Encoders Priority Encoders TTL Encoders.

Demultiplexers Module M6.4 Section 6.4. Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN YIN YIN

Shift Registers Module M11.1 Section 7.3.

7-Segment Displays Lecture L6.1 Section 6.3. Turning on an LED.

How to get a Circuit in verilog converted to hspice, connected to the micron package models, and simulating in hspice and hsimplus.

Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.

Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.

Latches and Flip-Flops Discussion D8.1 Section 13-9.

Binary Counters Module M10.3 Section 7.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.

Arbitrary Waveform Discussion 5.5 Example 34.

7-Segment Displays Lecture L6.7 Section 6.5. Turning on an LED.

Using State Machines as Control Circuits Lecture L9.4.

Pulse-Width Modulated DAC

Multiplexers Lecture L6.4 Section 6.4.

Latches Module M10.1 Section 7.1. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

Subtractors Module M8.2 Section 6.2. Subtractors Half Subtractor Full Subtractor Adder/Subtractor - 1 Adder/Subtractor - 2.

1 4 - Bit Arithmetic Logic Unit 74HC/HCT181 Aruna Ketaraju Sowmya Paramkusam Balakrishna Peddireddi Advisor: Dave Parent 12/06/2004.

Designing State Machines Lecture L9.2 Handout Section 9.2.

Arbitrary Waveforms Lecture L8.5 Section 7.2. CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s s s s3 0 1.

Counters as State Machines Lecture L9.1 Handout Section 9.1.

Designing State Machines SQRT controller Lecture L9.2a Section 9.2.

Flip-Flops Module M10.2 Section 7.1. D Latch Q !Q CLK D !S !R S R X 0 Q 0 !Q 0 D CLK Q !Q Note that Q follows D when the clock in high, and.

Counters Mano & Kime Sections 5-4, 5-5. Counters Ripple Counter Synchronous Binary Counters –Design with D Flip-Flops –Design with J-K Flip-Flops Counters.

Binary Counters Lecture L8.3 Section 8.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.

Modulo-N Counters Lecture L8.4 Section 7.2. Counters Modulo-5 Counter 3-Bit Down Counter with Load and Timeout Modulo-N Down Counter.

Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

Code Converters Module M7.1 Section 6.5. Code Converters Binary-to-BCD Converters ABEL TRUTH_TABLE Command.

Arithmetic Logic Unit (ALU) Lecture L7.5 Section 7.5.

Ring Counter Discussion 11.3 Example 32.

Pulse-Width Modulated DAC Lecture 11.3 Section 11.5.

Multiplexers Module M6.1 Section 6.4. Multiplexers A 4-to-1 MUX TTL Multiplexer A 2-to-1 MUX.

Shifters Lecture L7.4 Section 7.4. MODULE shift TITLE 'shifter' DECLARATIONS " INPUT PINS " D3..D0 PIN 11,7,6,5; D = [D3..D0]; s2..s0 PIN 3,2,1; S.

Arbitrary Waveform Discussion 12.2 Example 34. Recall Divide-by-8 Counter Use q2, q1, q0 as inputs to a combinational circuit to produce an arbitrary.

Flip-Flops Lecture L8.2 Section 8.1. Recall the !S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0.

Counters Discussion 12.1 Example 33. Counters 3-Bit, Divide-by-8 Counter 3-Bit Behavioral Counter in Verilog Modulo-5 Counter An N-Bit Counter.

Decoders Module M9.1 Section 6.3. Decoders TTL Decoders.

Arithmetic Logic Unit (ALU) Lecture L9.3 Lab 10. ALU CB = carry_borrow flag Z = zero flag (Z = 1 if Y = 0)

Shift Registers Lecture L6.6 Section Bit Shift Register.

WinCupl Module M2.2 Section 4.2. Experiment 2 CUPL Header.

7-Segment Displays Module M7.2 Section 6.5. Turning on an LED Common Anode.

Flip-Flops Lecture L8.2 Section 7.1 – Book Sect. 8.1– Handout.

Introduction to Sequential Design. Types of Logic Circuits  Logic circuits can be: Combinational Logic Circuits-outputs depend only on current inputs.

Copyright © 1997 Altera Corporation 9/12/97 Asynchronous vs Synchronous Circuit Design Danny Mok Altera HK FAE

2017/4/24 CHAPTER 6 Counters Chapter 5 (Sections )

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 6 Multiplexers,

ECA1212 Introduction to Electrical & Electronics Engineering Chapter 9: Digital Electronics – Sequential Logic by Muhazam Mustapha, November 2011.

Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0.

A Greatest Common Divisor (GCD) Processor Lecture L10.3 Sections 10.4, 10.5.

Basic Concepts of Sequential Circuits Section Lecture 01.

EE121 John Wakerly Lecture #9

Basic Counters: Part I Section 7-6 (pp ).

Lab 2 Basic Gates in a PLD Module M2.3 Section 4.2 Experiment 2 (p. 63)

Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.

Logiske funktioner i Peel. PEEL 18CV8 logic diagram.

Supplement on Verilog FF circuit examples

EEL 3705 / 3705L Digital Logic Design

Counters as State Machines

Pulse-Width Modulation (PWM)

Shift Registers Lecture L8.6 Section 8.3.

More about DesignWorks

ECE 3130 – Digital Electronics and Design

29-Nov-18 Counters Chapter 5 (Sections ).

EEL 3705 / 3705L Digital Logic Design

Analog-to-Digital Converters

ECE 3130 – Digital Electronics and Design

Digital Logic & Design Dr. Waseem Ikram Lecture No. 36.

Presentation transcript:

Arbitrary Waveforms Module M10.5 Section 7.2

CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s s s s s s s s State Q2 Q1 Q0 Q2.D Q1.D Q0.D Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform.

s s s s s s s s State Q2 Q1 Q0 Q2.D Q1.D Q0.D y Example (See Exercise 7.10) Q2 Q1 Q y = !Q2 & !Q1 # Q2 & Q

“ Inputs: PB PIN 10; “Clock “ Outputs: Q2..Q0 PIN 37,36,35 ISTYPE 'reg buffer'; " LED 6..8 Q = [Q2..Q0]; " 3-bit output vector Y PIN 44 ISTYPE ‘com’;“LED 1 EQUATIONS q0.d = !q0; q1.d = !q1 & q0 # q1 & !q0; q2.d = !q2 & q1 & q0 # q2 & !q1 # q2 & !q0; y = !q2 & !q1 # q2 & q0;

ORDER:clock,%2,q0,%2,q1,%2,q2,%2,y; VECTORS: C LLLH C HLLH C LHLL C HHLL C LLHL C HLHH C LHHL C HHHH C LLLH C HLLH C LHLL C HHLL C LLHL C HLHH C LHHL C HHHH CUPL Simulation File

CUPL Simulation Output File