 2003 Micron Technology, Inc. All rights reserved. Information is subject to change without notice. High Performance Next­ Generation Memory Technology.

Slides:



Advertisements
Similar presentations
Synchronous Static Random Access Memory (SSRAM). Internal Structure of a SSRAM AREG: Address Register CREG: Control Register INREG: Input Register OUTREG:
Advertisements

Memory Modules Overview Spring, 2004 Bill Gervasi Senior Technologist, Netlist Chairman, JEDEC Small Modules & DRAM Packaging Committees.
Elixir Memory November 2004 Those who know Memory Know to Choose Elixir.
Double Data Rate SDRAM – The Next Generation An overview of the industry roadmap for main system memory technology, and details on DDR which represents.
LOGO.  Concept:  Is read-only memory.  Do not lose data when power is lost.  ROM memory is used to produce chips with integrated.
Memory Design Considerations That Affect Price and Performance Bill Gervasi Technology Analyst, Transmeta Chairman, JEDEC Memory Parametrics
Anshul Kumar, CSE IITD CSL718 : Main Memory 6th Mar, 2006.
Accelerating DRAM Performance
The AMD Athlon ™ Processor: Future Directions Fred Weber Vice President, Engineering Computation Products Group.
Future Vision of Memory Modules for DRAM Bill Gervasi Vice President, DRAM Technology SimpleTech
Lecture 12: DRAM Basics Today: DRAM terminology and basics, energy innovations.
DRAM. Any read or write cycle starts with the falling edge of the RAS signal. –As a result the address applied in the address lines will be latched.
1 Lecture 15: DRAM Design Today: DRAM basics, DRAM innovations (Section 5.3)
Bandwidth Rocks (1) Latency Lags Bandwidth (last ~20 years) Performance Milestones Disk: 3600, 5400, 7200, 10000, RPM.
NS Training Hardware. Memory Interface Support for SDRAM, asynchronous SRAM, ROM, asynchronous flash and Micron synchronous flash Support for 8,
MIGRATING FROM SDRAM TO DDR Bill Gervasi Vice Chairman, JEDEC Memory Timing Technology Analyst
Input/Output Systems and Peripheral Devices (03-2)
DDR Evolution and Memory Market Trends Bill Gervasi Technology Analyst
* Definition of -RAM (random access memory) :- -RAM is the place in a computer where the operating system, application programs & data in current use.
PC Maintenance: Preparing for A+ Certification
Memory COMPUTER ORGANIZATION – ITC CPU (processing) Random Access Memory RAM Temporarily holds Data or Instruction 3.
Michael Cooper and Troy Davis. Form Factors  The form factor of motherboards pertains to the size and shape of the board. It also describes the physical.
Memory Sephiroth Kwon GRMA
Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 FB-DIMM technology.
DDR MEMORY  NEW TCEHNOLOGY  BANDWIDTH  SREVERS, WORKSTATION  NEXT GENERATION OF SDRAM.
DDR SDRAM ASIC Course Saeed Bakhshi May 2004 Class presentation based on ISSCC2003 paper: A 1.8V, 700Mb/s/pin, 512Mb DDR-II SDRAM with On-Die Termination.
Memory Technology “Non-so-random” Access Technology:
SDRAM Synchronous dynamic random access memory (SDRAM) is dynamic random access memory (DRAM) that is synchronized with the system bus. Classic DRAM has.
Confidential and Proprietary Information DDR333 – The New Wave Bill Gervasi Technology Analyst, Transmeta Corporation Chairman, JEDEC Memory Parametrics.
Types of RAM By Alysha Gould. TYPES OF RAM SIMM’S DIMM’S DRAM SDRAM RDAM VDRAM.
YouTube Tuesday.
CACTI-IO: CACTI With Off-Chip Power-Area-Timing Models
Chapter 5-1 Memory System
Mr C Johnston ICT Teacher BTEC IT Unit 02 - Lesson 03 Inside Computers #2 – Drives, Connectors and Internal Memory.
PC Desktop Specs  Intel Core 2 Duo Processor E8400 (3GHz, 6M, 1333MHz FSB)  Windows Vista Home Premium OS  2GB, DDR2 Non-ECC SDRAM, 800MHz (2 DIMMS)
Chipset Introduction The chipset is commonly used to refer to a set of specialized chips on a computer's motherboard or.
Survey of Existing Memory Devices Renee Gayle M. Chua.
Spartan-II Memory Controller For QDR SRAMs Lobby Pitch February 2000 ®
DAC-FF The Ultimate Fibre-to-Fibre Channel External RAID Controller Solution for High Performance Servers, Clusters, and Storage Area Networks (SAN)
COMPUTER ARCHITECTURE (P175B125) Assoc.Prof. Stasys Maciulevičius Computer Dept.
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 6 Managing Memory.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 24 – Computer Memory— Part 1.
Buffer-On-Board Memory System 1 Name: Aurangozeb ISCA 2012.
CPEN Digital System Design
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 3 – The Motherboard.
Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.
Memory Chapter 6. Objectives After completing this chapter you will be able to Differentiate between different memory technologies Plan for a memory installation.
It is the work space for the CPU Temporary storage for data/programs the CPU is working with. Started as a collection of IC’s on Motherboard. Two main.
CYPRESS SEMICONDUCTOR. 2 Cypress Confidential QDR Class vs DDR III (DRAM) 8 8 DDR3 SDRAM QDR2+ SRAM Multiplexed Address Bus (Row &
Dynamic Random Access Memory (DRAM) CS 350 Computer Organization Spring 2004 Aaron Bowman Scott Jones Darrell Hall.
MEMORIA (RAM) Miguel A. Guillermo Castillo Prof.Ruddy.
The Evolution of Dynamic Random Access Memory (DRAM) CS 350 Computer Organization and Architecture Spring 2002 Section 1 Nicole Chung Brian C. Hoffman.
1 Adapted from UC Berkeley CS252 S01 Lecture 18: Reducing Cache Hit Time and Main Memory Design Virtucal Cache, pipelined cache, cache summary, main memory.
1 Memory Hierarchy (I). 2 Outline Random-Access Memory (RAM) Nonvolatile Memory Disk Storage Suggested Reading: 6.1.
“With 1 MB RAM, we had a memory capacity which will NEVER be fully utilized” - Bill Gates.
Types of RAM (Random Access Memory) Information Technology.
App. Specific DRAMs Eyad Al-Hazmi. Roadmap Introduction High-Speed DRAMs Fast DRAMs using Multi Banks Graphics DRAMs Pseudo-SRAMs.
Computer Accessories (Component of A Computer) Motherboard Processor RAM HDD Power Unit/Cashing Monitor CD/DVD Keyboard Mouse.
Seminar On RAM & ROM. PRESENTED BY PRESENTED BY 1) YATIN KSHIRSAGAR. 2) GHANSHYAM DUSANE. 3) GANESH RAJOLE.
Random Access Memory (RAM)
Types of RAM (Random Access Memory)
Computer Memory.
Mr C Johnston ICT Teacher
RAM Chapter 5.
The Triplets – ROM & RAM & Cache
Chapter 4: MEMORY.
DDR SDRAM The Memory of Choice for Mobile Computing
Direct Rambus DRAM (aka SyncLink DRAM)
DRAM Hwansoo Han.
Bob Reese Micro II ECE, MSU
Presentation transcript:

 2003 Micron Technology, Inc. All rights reserved. Information is subject to change without notice. High Performance Next­ Generation Memory Technology and Beyond Dean Klein, Vice President of Market Development Micron Technology, Inc.

Data Transfer Rate Trends PC Main Memory DRAM bandwidth requirements are doubling approximately every 3 years SDRAM DDR DDR2 DDR3 Predicted

256Mb DDR2 Preferred Memory Solution for 512MB Dual­Channel Systems  Signal integrity limits bus loading at higher transfer rates. No longer able to put 4 DIMMs on one memory channel Memory Controller M B D I M M Memory Controller M B D I M M M B D I M M Dual channel provides 2X the bandwidth 4.26 GB/s Total 4.26 GB/s for DDR533 Total 8.52 GB/s for DDR GB/s 2 5 6M B D I M M 5 1 2M B D I M M 2 5 6M B D I M M

GDDR3  Graphics memory will lead I/O definition for desktop and server main memory  GDDR3 features ■ 8 Meg x 32 configuration ■ Up to 800 MHz (1600 Mb/s) ■ 1.8V VDD/VDDQ ■ Four internal banks ■ 4n prefetch ■ ODT ■ Calibrated output drive

Year Device Data Rate (Mb\s per Pin) DDR3 GDDR4 GDDR3 DDR2 Memory per­Pin Data Rate Trends PC Graphics

DDR3 Signaling  DDR3 requirement is 800 MT/s-1600 MT/s  Migration can leverage from GDDR3 GDDR3 is designed for operation at 1000 MT/s-1500 MT/s DQs on GDDR3 are point­to­point DQs utilize V DD Q terminated push-pull drivers Typical 128­bit Bus/Dual Load Graphics System

DDR3 PC Data Bus RCVR System Controller RCVR Term Module 1 Rank 1Rank 2 Single DIMM in point­to­point configuration  On­die termination simulations with two loads at 1066 MT/s data rate ■ Improved signal integrity Signal Voltage (V) Time (nanoseconds) Reads Signal Voltage (V) Time (nanoseconds) Writes

DDR3 Server Data Bus RCVR System Controller RCVR Term Module 1Module 2 RCVR DRVR Rank 1Rank 2  On-die termination simulations with two loads at 1600 MT/s data rate Hubs added to DIMM drive DRAMs and allow multiple DIMMs per DQ Bus Data Buffer DRVR RCVR Term RCVR DRVR Rank 1Rank 2 Data Buffer DRVR More DIMMs High­Speed System Bus Signal Voltage (V) Time (nanoseconds) Reads Signal Voltage (V) Time (nanoseconds) Writes