Games at Bolton CELL (diagrams from IBM) Andrew Williams

Slides:



Advertisements
Similar presentations
Slides Prepared from the CI-Tutor Courses at NCSA By S. Masoud Sadjadi School of Computing and Information Sciences Florida.
Advertisements

 Suppose for a moment that you were asked to perform a task and were given the following list of instructions to perform:
Cell Broadband Engine. INF5062, Carsten Griwodz & Pål Halvorsen University of Oslo Cell Broadband Engine Structure SPE PPE MIC EIB.
Intel Core2 GHz Q6700 L2 Cache 8 Mbytes (4MB per pair) L1 Cache: (128 KB Instruction +128KB Data at the core level???) L3 Cache: None? CPU.
Computer Architecture and Design Fall 2009 Indraneil Gokhale.
Ido Tov & Matan Raveh Parallel Processing ( ) January 2014 Electrical and Computer Engineering DPT. Ben-Gurion University.
Sony PLAYSTATION 3 and the Cell Processor Dr. Hayden So Department of Electrical and Electronic Engineering 3 Sep, 2008.
Purdue University - RHIT Department How Technology Affects Us u Knowledge –Knowledge Explosion - Knowledge is doubling every 18 months to 2 years u Careers.
Games at Bolton Games Hardware, Architecture and Peripherals Andrew Williams
Computer Terminology … Remember: Knowledge is Power!
Purchasing Your Very Own Computer By: Andrew Pipes By: Andrew Pipes.
Computer Hardware What goes on inside?. Deeper.
GCSE Computing - The CPU
Games at Bolton Programming multiple cores Andrew Williams
Cell Broadband Processor Daniel Bagley Meng Tan. Agenda  General Intro  History of development  Technical overview of architecture  Detailed technical.
1 Chapter 4 The Central Processing Unit and Memory.
History of Game Consoles Caleb Baze Atari 2600  Introduced Microprocessor-based Hardware  Utilized Game Cartridges  Allowed unlimited games to.
Madagascar on a Playstation 3 William Burnett Friday Seminar December 4, 2009.
Inside The CPU. Buses There are 3 Types of Buses There are 3 Types of Buses Address bus Address bus –between CPU and Main Memory –Carries address of where.
Prof. Milo Martin for CIS700
PHY 201 (Blum) Buses Warning: some of the terminology is used inconsistently within the field.
Emotion Engine A look at the microprocessor at the center of the PlayStation2 gaming console Charles Aldrich.
Memory A+ Chapter 5 Memory.
Cell Architecture. Introduction The Cell concept was originally thought up by Sony Computer Entertainment inc. of Japan, for the PlayStation 3 The architecture.
Introduction to the Cell multiprocessor J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, D. Shippy (IBM Systems and Technology Group)
Cell Broadband Engine Architecture Bardia Mahjour ENCM 515 March 2007 Bardia Mahjour ENCM 515 March 2007.
 Design model for a computer  Named after John von Neuman  Instructions that tell the computer what to do are stored in memory  Stored program Memory.
Computer Graphics Graphics Hardware
RAM. RAM (Memory) RAM (random access memory) is the place in a computer where the operating system, application programs, and data in current use are.
National Center for Supercomputing Applications University of Illinois at Urbana-Champaign Cell processor implementation of a MILC lattice QCD application.
MCC website: ©Board of Trustees University of Illinois Research Objectives: Using game consoles as a platform for molecular modeling.
Neuroblastoma Stroma Classification on the Sony Playstation 3 Tim Hartley, Olcay Sertel, Mansoor Khan, Umit Catalyurek, Joel Saltz, Metin Gurcan Department.
The Central Processing Unit
1 The IBM Cell Processor – Architecture and On-Chip Communication Interconnect.
Computer Architecture Part IV-B: I/O Buses. Chipsets Intelligent bus controller chips found on the motherboard Enable higher speeds on one or more buses.
1 Advanced Computer Architecture Dynamic Instruction Level Parallelism Lecture 2.
Kevin Eady Ben Plunkett Prateeksha Satyamoorthy.
CPU Inside Maria Gabriela Yobal de Anda L#32 9B. CPU Called also the processor Performs the transformation of input into output Executes the instructions.
Computer Organization & Assembly Language © by DR. M. Amer.
Alexey Pakhunov /XCG, Microsoft Research/ March 30 th, 2011.
1. 2 Pipelining vs. Parallel processing  In both cases, multiple “things” processed by multiple “functional units” Pipelining: each thing is broken into.
Stored Programs In today’s lesson, we will look at: what we mean by a stored program computer how computers store and run programs what we mean by the.
The Octoplier: A New Software Device Affecting Hardware Group 4 Austin Beam Brittany Dearien Brittany Dearien Warren Irwin Amanda Medlin Amanda Medlin.
The Effects of Parallel Programming on Gaming Anthony Waterman.
Sony PlayStation 3 Sony also laid out the technical specs of the device. The PlayStation 3 will feature the much-vaunted Cell processor, which will run.
Multicore – The future of Computing Chief Engineer Terje Mathisen.
1 Chapter 2 Central Processing Unit. 2 CPU The "brain" of the computer system is called the central processing unit. Everything that a computer does is.
AGEIA PhysX Physics Processing Unit EECS 573 Case Study Joseph Lee Greathouse March 21, 2007.
System Buses Blane Adcock Eric Bartel Kevin Estep Jason Losco.
Optimizing Ray Tracing on the Cell Microprocessor David Oguns.
Aarul Jain CSE520, Advanced Computer Architecture Fall 2007.
1 Chapter Seven. 2 SRAM: –value is stored on a pair of inverting gates –very fast but takes up more space than DRAM (4 to 6 transistors) DRAM: –value.
RAM (Memory) Written by Tim Keyser Georgia CTAE Resource Network 2010.
Central Processing Unit (CPU) The Computer’s Brain.
High performance computing architecture examples Unit 2.
IBM Cell Processor Ryan Carlson, Yannick Lanner-Cusin, & Cyrus Stoller CS87: Parallel and Distributed Computing.
1/21 Cell Processor Systems Seminar Diana Palsetia (11/21/2006)
Computer systems Quiz. The CPU What does CPU stand for?(1) Which 3 step cycle does the CPU follow?(1) In order to run, name 3 things that the CPU needs?(3)
● Cell Broadband Engine Architecture Processor ● Ryan Layer ● Ben Kreuter ● Michelle McDaniel ● Carrie Ruppar.
Computer Graphics Graphics Hardware
Computer Hardware What is a CPU.
Presentation on Video GAMES
Cell Architecture.
What happens inside a CPU?
Part V Memory System Design
1.1 The Characteristics of Contemporary Processors, Input, Output and Storage Devices Types of Processors.
Computer Graphics Graphics Hardware
财务管理案例教学法 研究及示例 ——王遐昌 2006/11/10.
Presentation transcript:

Games at Bolton CELL (diagrams from IBM) Andrew Williams

Games at Bolton CELL partners  Sony, IBM, Toshiba  We all know why Sony wants the CELL –What is IBM’s angle? –What about Toshiba – what do they want out of the CELL?

Games at Bolton CELL chip image What is this?

Games at Bolton PPU  Power Processing Unit –Where might you have expected to find one of these a couple of years ago?

Games at Bolton SPE questions  Each SPE has bit registers –What is a register anyway? Name an example from an x86 compatible CPU –How many bytes per register? –128-bits seems a lot (modern desktop CPUs have 64-bit registers) Why does it need 128-bit registers?

Games at Bolton This is an SPE: 256K?? What the….?!

Games at Bolton Multiplying a matrix by a vertex void Matrix4f::multiply(const Vector4f vec4f, Vector4f *resultVector) { float *vD = (float *)vec4f.data; // Just for convenience resultVector->data[0] = data[0]*vD[0] + data[1]*vD[1] + data[2]*vD[2] + data[3]*vD[3]; resultVector->data[1] = data[4]*vD[0] + data[5]*vD[1] + data[6]*vD[2] + data[7]*vD[3]; resultVector->data[2] = data[8]*vD[0] + data[9]*vD[1] + data[10]*vD[2] + data[11]*vD[3]; resultVector->data[3] = data[12]*vD[0] + data[13]*vD[1] + data[14]*vD[2] + data[15]*vD[3]; };

Games at Bolton SPE FP performance  A CELL can handle 250GFLOPS as long as you’re happy with SP  Translate that into English –What (according to IBM) is the likely performance penalty if you really want DP FP?

Games at Bolton EIB

Games at Bolton EIB questions  What is the clock speed of the PS3 CELL?  What is the clock speed of the EIB?  How is the theoretical maximum bandwidth calculated?  How many concentric data pathways (rings) are there in the EIB?  How many data transfers can run concurrently on each ring?

Games at Bolton EIB questions (continued)  Give examples of the sorts of activity that could reduce the bandwidth of the EIB

Games at Bolton RSX  What is the RSX?  Who developed the RSX?  Which consumer PC product is most like the RSX?  What does the design of the RSX say about the work that the SPEs are likely to be doing?

Games at Bolton PS3 and Backwards Compatibility  PS2 is the biggest selling home console  PS2 has the biggest library of games  Microsoft’s XBOX  XBOX360 compatibility issues  All good reasons why Sony would want to ensure that the PS3 can run PS2 games

Games at Bolton PS3 and Backwards Compatibility  American PS3 motherboard includes a chip labelled EE/GS EE/GS What does EE/GS mean?

Games at Bolton PS3 and Backwards Compatibility  On the European model that chip is absent: ZOMG!!!

Games at Bolton PS3 and the PS2 – What Gives?  If the EE/GS isn’t there, what happens to backwards compatibility in European (and later American) versions? –How is it done? –What are the advantages and disadvantages?