© Bob York Gates +5 V 1 kΩ Out +5 V A B Out 14 6 13 12 7 9 1011 8 In 1 kΩ +5 V A B Out 11 6 10 12 8 7 14 9 13.

Slides:

Advertisements

Similar presentations

Shift-Registers and Push Button Debounce

Advertisements

Modulo-N Counters Module M10.4 Section 7.2.

Shift Registers Module M11.1 Section 7.3.

Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.

Lab 09 :D Flip Flop, Shift Registers and Switch Bounce: Slide 2 Slide 3 The D Flip Flop. 4-Bit Shift Register. Slide 4 Shift Register De-bounce System:

Changes in input values are reflected immediately (subject to the speed of light and electrical delays) on the outputs Each gate has an associated “electrical.

Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.

Flip-Flops, Registers, Counters, and a Simple Processor

 Seattle Pacific University EE Logic System DesignLatches-1 Feedback Circuits Two inverters, with feedback If the first input is 0, a 0 gets fed.

1 Chapter 8 Flip-Flops and Related Devices. 2 Figure 8--1 Two versions of SET-RESET (S-R) latches S-R (Set-Reset) Latch.

1 Sequential Circuits Dr. Pang. 2 Outline Introduction to sequential circuits Basic latch Gated SR latch and gated D latch D flip-flop, T flip-flop, JK.

Dr. ClincyLecture1 Appendix A – Part 2: Logic Circuits Current State or output of the device is affected by the previous states Circuit Flip Flops New.

Digital Logic Design Brief introduction to Sequential Circuits and Latches.

Data Acquisition ET 228 Chapter

Slides created by: Professor Ian G. Harris Inputs and Outputs PIC Vcc RA3 RA4 RA5  Make an LED toggle state when button is pressed  Need to read RA3,

ECE 331 – Digital System Design Flip-Flops and Registers (Lecture #18) The slides included herein were taken from the materials accompanying Fundamentals.

Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6

Counters Mano & Kime Sections 5-4, 5-5. Counters Ripple Counter Synchronous Binary Counters –Design with D Flip-Flops –Design with J-K Flip-Flops Counters.

Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

Lab #4. © Robert York Back to TOC 2 DIP Packages Dimple often used to identify pin 1 Notch always centered between first and last pins.

Flip-Flops Lecture L8.2 Section 8.1. Recall the !S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0.

Shift Registers Lecture L6.6 Section Bit Shift Register.

Sequential PLD timing Registers Counters Shift registers

Flip-Flops Lecture L8.2 Section 7.1 – Book Sect. 8.1– Handout.

C.S. Choy1 SEQUENTIAL LOGIC A circuit’s output depends on its previous state (condition) in addition to its current inputs The state of the circuit is.

Sequential logic and systems

Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.

Registers and Counters

Digital Electronics and Computer Interfacing Tim Mewes 3. Digital Electronics.

ECE 301 – Digital Electronics Flip-Flops and Registers (Lecture #15)

ECE2030 Introduction to Computer Engineering Lecture 15: Registers, Toggle Cells, Counters Prof. Hsien-Hsin Sean Lee School of Electrical and Computer.

Registers and Counters

Fall 2004EE 3563 Digital Systems Design EE3563 Chapter 8 Reading Assignments  8.1, ,   8.5.1, 8.5.2,  8.8  We will.

Princess Sumaya Univ. Computer Engineering Dept. Chapter 6:

EE365 Adv. Digital Circuit Design Clarkson University Lecture #12 Registers and Counters.

7-6 단일 레지스터에서 Microoperation Multiplexer-Based Transfer  Register 가 서로 다른 시간에 둘 이상의 source 에서 data 를 받을 경우 If (K1=1) then (R0 ←R1) else if (K2=1) then.

1 Register A register is a sequential circuit that can be set to a specific state and retain that state until externally changed. –State is a combination.

Review of Digital Logic Design Concepts OR: What I Need to Know from Digital Logic Design (EEL3705)

CS 352 : Computer Organization and Design University of Wisconsin-Eau Claire Dan Ernst Latches & Flip-Flops.

Introduction to Sequential Logic

Project: security lock system Idea: –Create a 4bit password using switches –Send data serially (one bit at a time) using an LED –Receive the code serially.

Digital Electronics and Computer Interfacing Tim Mewes 3. Digital Electronics.

CEC 220 Digital Circuit Design Latches and Flip-Flops Monday, March 03 CEC 220 Digital Circuit Design Slide 1 of 19.

Basic terminology associated with counters Technician Series

Department of Electrical and Computer Engineering University of Minnesota Presenter: Chi-Yun Cheng Digital Logic with Molecular Reactions.

ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Fall 2000 Chapter 5 – Part 2 Tom Kaminski & Charles.

SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 7 – Part 2.

ECE 545—Digital System Design with VHDL Lecture 1

AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.

Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.

Latches-1 Feedback Circuits Two inverters, with feedback If the first input is 0, a 0 gets fed back into it If the first input is 1, a 1 gets fed back.

Dept. of Electrical Engineering

CHAPTER 14 Digital Systems. Figure 14.1 RS flip-flop symbol and truth table Figure

4-4-3 Shift registers. Learning Objectives: At the end of this topic you will be able to; i) recognise, analyse and design circuits containing D-type.

1 Homework Reading –Tokheim Chapter 9.1 – 9.6 Machine Projects –Continue on mp3 Labs –Continue in labs with your assigned section.

Class Exercise 1B.

SAR ADC Tao Chen.

Prof. Hsien-Hsin Sean Lee

Sequential Logic Counters and Registers

FIGURE 5.1 Block diagram of sequential circuit

Lesson Objectives Aims

Simple ADC structures.

Simple ADC structures.

Shift Registers Lecture L8.6 Section 8.3.

FIGURE 1: SERIAL ADDER BLOCK DIAGRAM

Sequential Design Example

Switching Theory and Logic Design Chapter 5:

Flip Flops Unit-4.

14 Digital Systems.

Presentation transcript:

© Bob York Gates +5 V 1 kΩ Out +5 V A B Out In 1 kΩ +5 V A B Out

© Bob York Logic Gates

© Bob York SR Latches S R Q Q S R Q Q C S R Q Q S R Q Q

© Bob York D-latch D Q Q C DQ Q D C Q Q C “Master”“Slave”

© Bob York Switch Debouncing Out ¼ μF +5 V 1 kΩ +5 V 1 kΩ Button pressed Contact Bounce

© Bob York Shift Register DQ Q C Data Switch To logic indicators Clock Switch DQ Q C Data Switch DQ Q C DQ Q C DQ Q C Clock Switch To logic indicators

© Bob York Ring Counter DQ Q C DQ Q C DQ Q C DQ Q C Clock Switch To logic indicators Preset Switch To Set or Reset pins

© Bob York Ripple Counter DQ Q C Clock Switch To logic indicators or DAC DQ Q C Clock DQ Q C DQ Q C DQ Q C LSBMSB

© Bob York 4-Bit R-2R DAC 20kΩ 10kΩ 20kΩ Out b0b1b2b3 LSB MSB

© Bob York Tracking ADC ¼ V 1 kΩ Load QAQA Clk QBQB QCQC QDQD Enable U/D V CC Gnd V Clock 20k 10k 20k Analog Input + - ADC (Digital) Output DAC output Unity-gain Buffer Hysteretic Comparator ½ LM V 1 k 100k 1k +9V RaRa RbRb +5 V To analog input 10kΩ trimpot