1 Laboratoire d'Analyse et d'Architecture des Systèmes du CNRS Welcome.

Slides:



Advertisements
Similar presentations
- 1 - Network Infrastructures A view from the campus Jean-Paul Le Guigner
Advertisements

Les Provinces de France Mme Martin next. Les Provinces de France Brief History of the Regions in France The Task The Process The Resources next.
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
ESYCOM lab. © ESYCOM - 5th April Communication Systems and Microsystems Lab.
Presentation of the French education system and the public adult education system Key Skills at the workplace.
H.-G. Moser Max-Planck-Institut für Physik MPI Semiconductor Laboratory (Halbleiterlabor: HLL) Common project of the: Max-Planck-Institut fuer Physik (Werner.
ภาควิชาฟิสิกส์ คณะวิทยาศาสตร์ มหาวิทยาลัยมหิดล
FABRICATION PROCESSES
Xiaogan Liang, Keith J. Morton, Robert H. Austin, and Stephen Y. Chou Nano Lett., 2007, 7 (12),
Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course Technology
An introduction.  This section deals with the origins, outbreak, course and results of the French Revolution.  It focuses on the social, economic,
Device Fabrication Technology
Quantum Dot NanoCavity Emission Tuned by a Circular Photonic Crystal Lattice CNR-INFM Lecce (Italy) National Nanotechnology Lab Web:
Microelectronics & Device Fabrication. Vacuum Tube Devices Thermionic valve Two (di) Electrodes (ode)
Bulk MEMS 2014, Part 1 Types of MEMS Bulk MEMS: anisotropic wet or DRIE of bulk silicon SOI MEMS: DRIE or wet etching of SOI.
EE42/100, Spring 2006Week 15, R. White1 Micro- and Nanotechnology.
SEMICONDUCTOR DEVICE FABRICATION AN OVERVIEW Presented to EE 2212 Text Section 2.11 Supplement 24 September 2014.
NIST Nanofabrication Facility. CNST Nanofab A state-of-the-art shared-use facility for the fabrication and measurement of nanostructures –19,000 sq ft.
MEMS for NEMS Solutions for the Fat Finger Problem Michael Kraft.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
Diliman – Katipunan “Silicon Alley” KATIPUNANAVEKATIPUNANAVE Ateneo de Manila University CP GARCIA AVE University of the Philippines ACADEMIC OVAL KEY.
Lecture on Integrated Circuits (ICs)
Optical Characterization of GaN-based Nanowires : From Nanometric Scale to Light Emitting Devices A-L. Bavencove*, E. Pougeoise, J. Garcia, P. Gilet, F.
Development of a new microfluidic analysis system on silicon with different nanostructures as sensitive elements Mihaela Miu, Irina Kleps, Florea Craciunoiu,
Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.
STEC2005 – Jan H. Hales – 8 th of April 2005 MEMS in Space Jan H. Hales MIC – Department of Micro and Nanotechnology Technical University.
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.
Importance of Materials Processing  All electronic devices & systems are made of materials in various combinations  Raw materials are far from the final.
Fabrication Technology(1)
NanoFab Trainer Nick Reeder June 28, 2012.
IC Fabrication Overview Procedure of Silicon Wafer Production
1 3 MEMS FABRICATION Ken Gilleo PhD ET-Trends LLC 24%
SEMICONDUCTOR DEVICE FABRICATION AN OVERVIEW Presented to EE October 2012 by Stan Burns MWAH 153.
ITC-irst Researchers 217 Post docs 13 PhD students MM area FCS – Physics & Chemistry of Surfaces and Interfaces MIS – Microsystems IT area SRA –
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
GIP Renater Videoconferencing over IP : High end news... and some other news J. Prévost Updated : June 2, 2004.
Power Management System Integration Research strategy ISGE & M2D Research Groups Marise BAFLEUR Manager of ISGE Research Group.
Nanoscience and Nanotechnology in France France - US Workshop on NanoBioTechnologies Washington DC, March 2-3, 2006.
LBSC 690 Module 2 Architecture. Computer Explosion Last week examined explosive growth of computers. What has led to this growth? Reduction in cost. Reduction.
Passivation of HPGe Detectors at LNL-INFN Speaker: Gianluigi Maggioni Materials & Detectors Laboratory (LNL-INFN) Scientific Manager: Prof. Gianantonio.
6_thermal.cfm.
SEMICONDUCTOR DEVICE FABRICATION AN OVERVIEW Presented to EE September 2015 by Stan Burns MWAH 153.
Presentation of GIP-FAR, and the GRETA Network of Brittany.
13 Nov Dimitris LOUKAS Name of the Institution : NCSR Demokritos Contact person: Dimitris LOUKAS
Plasma bay modernised in Sentech SI 500 RIE cluster Si 3 N 4, SiO 2, polySi and Al etching 2 x Oxford System 100 ICP Si 3 N 4, SiO 2, polySi, polymers,
(Chapters 29 & 30; good to refresh 20 & 21, too)
Micro Electro Mechanical Systems (MEMS) Device Fabrication
1 Device Fabrication And Diffusion Overview 5 and 8 February 2016 Silicon Wafer Production-Refer to Chapter “0” Prologue Raw material ― Polysilicon nuggets.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Partner : 14/06/2016 FOTON and its implication in MEUST Joint lab. (UMR) of Univ.-Rennes1, INSA-Rennes and CNRS since 2000.
Microfabrication for fluidics, basics and silicon
IN2P3 Network Today and Tomorrow
SEMICONDUCTOR DEVICE FABRICATION
• Very pure silicon and germanium were manufactured
Nanotechnologies for Electronics
Basic Planar Processes
Prof. Jang-Ung Park (박장웅)
Morris A. Washington Professor of Practice, Dept. of Physics, Applied Physics & Astronomy Director, Micro and Nano Fabrication Clean Room Associate Director,
Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 3-1 Chapter 3 Device Fabrication Technology About transistors (or 10 billion for.
INTRO TO TDM AND BUM TDM – Top Down Manufacturing
Silicon Wafer cm (5’’- 8’’) mm
Layer Transfer Using Plasma Processing for SMART-Wafer
INTRO TO TDM AND BUM TDM – Top Down Manufacturing
Device Fabrication And Diffusion Overview
Microelectronics Research Group
IC Fabrication Overview Procedure of Silicon Wafer Production
• Very pure silicon and germanium were manufactured
Sensor Technology group
Device Fabrication And Diffusion Overview
Power Electronics: cooking up group IV semiconductor materials.
Presentation transcript:

1 Laboratoire d'Analyse et d'Architecture des Systèmes du CNRS Welcome

2 CL CS Direction Pôles Organisation TEAM II MINASROSA SINCMOCOSY OLCTSF RIA RSTMOGISAMACDISCOISIMISM2DNANOPHOTOMINCMOST - 75 researchers, 80 PhD, 19 Post docs ISGE

3 Devices and systems Information Communication Biology, Chemistry, Physics Modeling Design Characterization Technological processes Power management MINAS

4 Integration Devices and functions Systems Modeling design Technology, materials and process Characterisation, reliability Multi scale nano, micro, macro 3D, heterogeneous, Research strategy

5 Moore law CMOS + passives MEMS RF Sensors actuators MOEMS Lab on chip Integrated circuits Size reduction Magnetic Dielectric Silicon membrane BCB technology Hetero structures for laser emission Photonic crystal on silicon Materials for detection and actuation (Piézo…) Nano technology Microfluidic 3D Packaging New functionalities Goals Functional Integration

6 MIS M2D NANOPHOTO MINC ISGE Strategic axis ( ) Integrated systems for power management Micro and nano systems for biology Micro and nano systems for communications Micro and nano systems design MOST

7 Brest Besançon Limoges Orléans Rouen Caen Troyes Tours Clermont- Ferrand Dijon Avignon Belfort Poitiers Vannes Le Mans Amiens Ile de France Grenoble Toulouse Rennes Brest Lille Nancy Lyon Saint- Etienne Lannion Montpellier Nantes Marseille Angers LAAS: Communication power management, biology/chemistry Technological platform Besançon + Characterisation platform

8 etching and cleaning Plating benches DRIE STS (4), RIE ICP TRIKON (1 III-V, 1 Si, SiO2, Si3N4; 1 for Metals, polymers Plasma O2 TEPLA Furnaces: MOS oxidation, MEMS Oxidation, Diffusion, III-V AlOx process 3 EDWARDS stations, 2 ALCATEL sputtering, 1 VARIAN (MEMS, R D), 1 VEECO Metallisation Clean room facilities

9 HEIDELBERG DWL200 : 5 to 20cm masks, 0.7µm resolution, direct writing on wafers Photolithography: manual area Photolithography:Automatic area III-V Molecular Beam Epitaxy (2 x 32 RIBER) E-beam writer: RAITH 150 (>20nm) EATON ion implanter Clean room facilities

10 Electrical characterization Characterisation platform I (V) Tests: Max 10A ou 1kV AFM Physical characterization UV Photoluminescence RF characterisation Optical characterisation Noise measurement 5 IT, 480 m 2 750m 2 new building