1 Power Considerations in Mobile Devices. 2 Discussing two Papers  Every Joule is Precious: The Case for Revisiting Operating System Design for Energy.

Slides:



Advertisements
Similar presentations
COMP375 Computer Architecture and Organization Senior Review.
Advertisements

Energy Efficiency through Burstiness Athanasios E. Papathanasiou and Michael L. Scott University of Rochester, Computer Science Department Rochester, NY.
Computer Organization and Architecture
3G v.s WIFI Radio Energy with YouTube downloads. Energy in Mobile Phone Data Transfers In 3G, there are three states –Idle –DCH (Dedicated Channel), do.
Introduction to Smartphone Energy Management. Issue 1/2 Rapid expansion of wireless services, mobile data and wireless LANs Greatest limitation: finite.
What is memory? Memory is used to store information within a computer, either programs or data. Programs and data cannot be used directly from a disk or.
COMPUTER CONCEPTS Computer Information Systems. COURSE COMPETENCIES Explain the functions of computer system components. Describe the information processing.
Energy in sensor nets. Where does the power go Components: –Battery -> DC-DC converter –CPU + Memory + Flash –Sensors + ADC –DAC + Audio speakers –Display.
Reducing the Energy Usage of Office Applications Jason Flinn M. Satyanarayanan Carnegie Mellon University Eyal de Lara Dan S. Wallach Willy Zwaenepoel.
Software Strategies for Portable Computer Energy Management IEEE Personal Communications 1998 Presented by Hsu Hao Chen.
IT Systems Memory EN230-1 Justin Champion C208 –
1 SRAM: –value is stored on a pair of inverting gates –very fast but takes up more space than DRAM (4 to 6 transistors) DRAM: –value is stored as a charge.
Power-aware Computing n Dramatic increases in computer power consumption: » Some processors now draw more than 100 watts » Memory power consumption is.
1 CSE SUNY New Paltz Chapter Seven Exploiting Memory Hierarchy.
Computers They're Not Magic! (for the most part)‏ Adapted from Ryan Moore.
Memory. When we receive some instruction or information we retain them in our memory. Similarly a computer stores the instructions for solving a problem,
Microcontroller: Introduction
1 Energy Efficient Communication in Wireless Sensor Networks Yingyue Xu 8/14/2015.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
CS 423 – Operating Systems Design Lecture 22 – Power Management Klara Nahrstedt and Raoul Rivas Spring 2013 CS Spring 2013.
Memory. Random Access Memory Defined What is memory? operating system and other system software that control the usage of the computer equipment application.
Computer Architecture Part III-A: Memory. A Quote on Memory “With 1 MB RAM, we had a memory capacity which will NEVER be fully utilized” - Bill Gates.
Lecture 2: Technology Trends and Performance Evaluation Performance definition, benchmark, summarizing performance, Amdahl’s law, and CPI.
Handheld Devices (portable but still explicit usage) Laptops Personal Digital Assistants (Palm, PocketPC) TabletPC Smart Phones.
6.893: Advanced VLSI Computer Architecture, September 28, 2000, Lecture 4, Slide 1. © Krste Asanovic Krste Asanovic
Rethinking OS Design Metrics Workload Hardware Resources Services & API Internal Structure Policies / Mechanisms Energy efficiency Processor, Memory, Disks.
Computing Hardware Starter.
Computer Processing of Data
Random access memory.
 Design model for a computer  Named after John von Neuman  Instructions that tell the computer what to do are stored in memory  Stored program Memory.
Lecture 03: Fundamentals of Computer Design - Trends and Performance Kai Bu
Low-Power Wireless Sensor Networks
Types of Computers Mainframe/Server Two Dual-Core Intel ® Xeon ® Processors 5140 Multi user access Large amount of RAM ( 48GB) and Backing Storage Desktop.
1 Overview 1.Motivation (Kevin) 1.5 hrs 2.Thermal issues (Kevin) 3.Power modeling (David) Thermal management (David) hrs 5.Optimal DTM (Lev).5 hrs.
3G Single Core Modem A New Telecommunications Device Group 4: Warren Irwin, Austin Beam, Amanda Medlin, Rob Westerman, Brittany Deardian.
Sogang University Advanced Computing System Chap 1. Computer Architecture Hyuk-Jun Lee, PhD Dept. of Computer Science and Engineering Sogang University.
Critical Power Slope Understanding the Runtime Effects of Frequency Scaling Akihiko Miyoshi, Charles Lefurgy, Eric Van Hensbergen Ram Rajamony Raj Rajkumar.
Power Management of iPAQ Sukjae Cho
Mobile Middleware for Energy-Awareness Wei Li
OCR GCSE Computing © Hodder Education 2013 Slide 1 OCR GCSE Computing Chapter 2: Memory.
Chapter 2: Computer-System Structures Computer System Operation I/O Structure Storage Structure Storage Hierarchy Hardware Protection Network Structure.
© 2004, D. J. Foreman 1 Computer Organization. © 2004, D. J. Foreman 2 Basic Architecture Review  Von Neumann ■ Distinct single-ALU & single-Control.
Computer Organization & Assembly Language © by DR. M. Amer.
© 2004, D. J. Foreman 1 Computer Organization. © 2004, D. J. Foreman 2 Basic Architecture Review  Von Neumann ■ Distinct single-ALU & single-Control.
Power and Control in Networked Sensors E. Jason Riedy and Robert Szewczyk Presenter: Fayun Luo.
1 Course Title: IT IN BUSINESS Course Instructor: ADEEL ANJUM Chapter No: 04 1 BY ADEEL ANJUM (MCS, CCNA,WEB DEVELOPER)
Remote Execution to Save Local Energy Compute locally on battery power vs Transmit to wired compute server + Idle in low power mode + Receive results Why.
Lev Finkelstein ISCA/Thermal Workshop 6/ Overview 1.Motivation (Kevin) 2.Thermal issues (Kevin) 3.Power modeling (David) 4.Thermal management (David)
© GCSE Computing Computing Hardware Starter. Creating a spreadsheet to demonstrate the size of memory. 1 byte = 1 character or about 1 pixel of information.
Multilevel Caches Microprocessors are getting faster and including a small high speed cache on the same chip.
Full and Para Virtualization
1 Adapted from UC Berkeley CS252 S01 Lecture 18: Reducing Cache Hit Time and Main Memory Design Virtucal Cache, pipelined cache, cache summary, main memory.
What is it and why do we need it? Chris Ward CS147 10/16/2008.
1 Chapter Seven. 2 SRAM: –value is stored on a pair of inverting gates –very fast but takes up more space than DRAM (4 to 6 transistors) DRAM: –value.
COMPUTER SYSTEMS ARCHITECTURE A NETWORKING APPROACH CHAPTER 12 INTRODUCTION THE MEMORY HIERARCHY CS 147 Nathaniel Gilbert 1.
1 Chapter 2: Operating-System Structures Services Interface provided to users & programmers –System calls (programmer access) –User level access to system.
Unit 2 Technology Systems
Overview Motivation (Kevin) Thermal issues (Kevin)
Computer Information Systems
Memory COMPUTER ARCHITECTURE
Green cloud computing 2 Cs 595 Lecture 15.
Technology Literacy Hardware.
CS-301 Introduction to Computing Lecture 17
Outline Every Joule is Previous: The Case for Revisiting Operating System Design for Energy Efficiency 19-Sep-18 Ubiquitous Computing.
Types of Computers Mainframe/Server
Computer Organization
MICROPROCESSOR MEMORY ORGANIZATION
2.C Memory GCSE Computing Langley Park School for Boys.
Outline - Energy Management
CSCI {4,6}900: Ubiquitous Computing
Presentation transcript:

1 Power Considerations in Mobile Devices

2 Discussing two Papers  Every Joule is Precious: The Case for Revisiting Operating System Design for Energy Efficiency, Vahadat et al, 2000  Software Strategies for Portable Computer Energy Management, Lorch and Smith, 1998  Both these papers are high level “position” papers discussing approaches/opportunities for energy management

3 Battery power as a managed resource  Little change in basic technology  store energy using a chemical reaction  Battery capacity doubles every 10 years  Energy density/size, safe handling are limiting factor  Other: Li Ion 0.16, NiCad 0.05, NiMH 0.07  Other factors: energy/size, energy/$, recharge cycles, operating conditions, recharge time...

4 Energy Management Opportunities Energy consumed = time * power  Application: Can reduce consumption by changing the application demands and allowing lower modes to be used  OS: The OS can reduce energy consumption by reducing the time spent in high energy consumption states  HW: Hardware can reduce energy consumption by reducing the power consumed by high energy consumption states

5 Hardware advances  Lower power CPUs  disable idle units in CPU to save power e.g. transmeta crusoe chip Architecture group at BU  lower clock frequency to conserve battery e.g. intel speedstep  Lower voltage levels  Displays  active matrix LCD  reflective displays (uses ambient light for lighting)  Memory  RAMBUS RDRAM provides various power modes  Batteries not constant source of power  pulsed mode is better

6 Example -- RDRAM

7 Discussion  Is it better if my computer consumes energy at a slower rate?  Rate of consumption of energy, or total energy consumed?  Balance between power and responsiveness?

8 Categories of Energy Related Software Problems (Lorch) “Hardware features not enough – need software that takes advantage of them”  Transition: when should a component switch between modes?  Load-change: how can a component’s functionality be modified so it can be put in low-power modes more often  Adaptation: how can software permit novel, power-saving uses of components  For each component, how do we come up with such policies?  Who controls? End-to-end principle?

9 Power consumptions for various Mobile computers (Lorch)

10 Disk Characteristics  Five power modes 1.Active: seek, read, write on 2.Idle: no seek, read or write, but motor spinning platter 3.Standby: only controller is on 4.Sleep: interface is off, cache off, but can detect reset signal/new requests 5.Off

11 Battery power - disk  Problem:  disk spinup,seek/flash memory erase costs (power values for IBM travelstar)  Predictive spin-ups  Caching/prefetching

12 Other Disks

13 Policies for Disks  Transition strategies: mostly, when to go to sleep, standby or off modes  Sleep mode most common strategies Less power than standby Standby relatively new Transition cost is similar (spin-up dominates)  Fixed inactivity threshold  1—10 seconds works well  But user delay increased (8—30 sec per hour)  Stop – start behavior shortens disk lifetime  Dynamic threshold and Access prediction have also been tried

14 Load change disk policies  Can we change the disk’s workload? 1.Increase disk memory cache  Up to 50% savings in power by increasing cache size (if the cache size was small) 2.Increase dirty block timeout value  Also 50% gain going from 0 to 30s 3.Prefetching (in conjunction with spin down?)  Similar to hoarding/disconnected operation in CODA 4.Reducing paging activity

15 Adaptation Strategies  Several discussed, for example:  Use wireless network as a disk Disk can be on plugged in server that is fast and power hungry Client gets data over the network instead of paying for the disk cost Remember broadcast disks?  What do you think of this idea?  Discussion

16 Also, Flash RAM is used  Non-volatile memory that does not consume energy while storage  Energy consumed when reading/writing 0.15—0.47 Watt; much better than disk  Speed of reading 85ns (close to DRAM), but for writing it is 4-10 micro second per bytes (much slower than disk)  Cannot erase a byte: full segment at a time -- expensive (time, power). Also, can only erase a limited number of times before it breaks  Cost is high

17 Processor  Power = C V 2 f (C=capacitance, V=voltage, f=frequency)  Lower power can be obtained by:  Reducing V or f (but there are limitations)  Turning off portions that are not in use  Resizing some portions (e.g., register file)  Using less power hungry architectures  Turn the CPU off…  Transition strategies: when to turn CPU off? When to change speed/voltage? When to resize components?

18 Load change approaches  Can we change the load demands of processes on the CPU?  Reducing times taken by tasks  Using low power instructions  Reducing the number of tasks  Energy aware OS and compiler  Eliminating “busy waiting” to enable more transitioning to standby state

19 Battery power - memory  power aware memory hierarchy - e.g. Rambus (power values for 128 Mb PC800 RDRAM)  each chip can be put into different power modes  Initial page placement, power transition, page migration

20 Battery power - network  Transmit, listen, idle costs (power values for Lucent wavelan 2 Mbps)  Power consumed when device is active  Receiver does not know when sender has data to be sent - continuous wait is expensive  Transmission power often constant

21 Display and Backlight  Major consumers of power, but..  Few energy saving features: 1.Reduce backlight intensity 2.Turn display off 3.Reduce refresh rate (reduces colors…)  Can think of transition strategies along these lines  What about load change strategies?

22 Discussion  Common theme: need external control of mode transitions  Agree with Vahadat about importance of OS support for power as a first class commodity

23 Battery power – application level  Application aware adaptation to manage high power energy states  Managing the power states in a palm  Managing battery in a digital camera using image transcoding  Application level adaptation to manage energy  Client/server computation split

24 Hypothesis: OS should manage power  Typical Operating Systems are designed to hide latency (caching), fairly share resources (CPU, memory, network, etc.)  What about power? If two processes are runnable and one is expected to consume more power, which do you run?  Do you run cleanup daemon when the battery power is low?

25 OS Support

26 Discussion

27 Third paper  Quantifying the Energy Consumption of a Pocket Computer and a Java Virtual Machine  Keith Farkas (DEC WRL), Jason Flinn (CMU), Godmar Back (Univ. of Utah), Dirk Grunwald (Univ of Colo. Boulder), Jennifer Anderson (Vmware) Energy consumed (Joules) = time * power consumed (Watts)

28 Goals 1. Energy usage characteristics of the Itsy Itsy is a prototype PDA built at DEC (Compaq) SRC 200 MHz StrongARM SA-1100 microprocessor 320x200, 0.18mm, 15 level gray scale display Touchscreen, microphone, speaker, serial and irda 64MB RAM, 32MB flash 2 AAA battery Precursor to the iPAQ

29 Itsy

30 Itsy battery power tricks  Can change the CPU clock to 206 MHz, 133 MHz and 59 MHz)  It can scale the voltage to 1.5V and 1.23V  30 minutes in high power mode  2 hours in high power “Idle” mode  18 hours in low power (59 MHz) Idle mode

31 Comparison between Itsy and laptop  Compared Thinkpad (233 Mhz, 64 MB) and Itsy  Laptops consume a lot more overall power  Itsy allows more power states Certain subsystems have lot higher relative power costs (because other systems consume less power) –E.g. on a laptop » 68% - display, 20% - disk, 12% CPU and memory Itsy consumes less for display, but adding a backlight has a much higher relative cost Memory subsystem has impact on Itsy

32 JVM  Java Virtual machine  Interesting to look at Java on a PDA because it is simpler to expect apps to be downloaded to the PDA than expect them to be installed all the time  Looked at the power characteristics of:  Single JVM vs multiple JVM  Compressed vs Uncompressed class files  Class loading vs JIT compilation  Cache flushing after code generation

33 Results  Single JVM less power than multiple JVM  Reliability issues  Compressed vs uncompressed class files: not much difference  Class loading vs JIT Compilation  Preloading works, but have to be careful on what to preload  Cache flushing after code generation  Little impact; only 16 KB I and 8KB D cache  Interpreting and JIT  JIT has dramatic gain; maybe because of KAFFE for JVM  AWT polling frequency – slight difference

34 Discussion  Power consumption has to be investigated closely for each underlying architecture  There are few “generic” tricks for every hardware  What is the view point of the three different papers? How are they related to each other?