An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.

Slides:



Advertisements
Similar presentations
Lecture 2 Operational Amplifiers
Advertisements

Lect.3 Modeling in The Time Domain Basil Hamed
Operational Amplifiers 1. Copyright  2004 by Oxford University Press, Inc. Microelectronic Circuits - Fifth Edition Sedra/Smith2 Figure 2.1 Circuit symbol.
Lightning Effects and Structure Analysis Tool (LESAT) Steve Peters
On-chip inductance and coupling Zeynep Dilli, Neil Goldsman Thanks to Todd Firestone and John Rodgers for providing the laboratory equipment and expertise.
Chapter 9 – Network Theorems
Fundamentals of Electric Circuits Chapter 10 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
LECTURE 2.
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
CAPACITANCE AND INDUCTANCE Introduces two passive, energy storing devices: Capacitors and Inductors LEARNING GOALS CAPACITORS Store energy in their electric.
Interconnect Network Modeling Motivation: Investigate the response of a complex interconnect network to external RF interference or internal coupling between.
Lecture 5: Linear Systems and Convolution
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
Microwave Interference Effects on Device,
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
Network Theorems SUPERPOSITION THEOREM THÉVENIN’S THEOREM
SISPAD ’06 A 3-D Time-Dependent Green’s Function Approach to Modeling Electromagnetic Noise in On-Chip Interconnect Networks Zeynep Dilli, Neil Goldsman,
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
Electronic Instrumentation Experiment 6: Diodes * Part A: Diode I-V Characteristics * Part B: Rectifiers Part C: PN Junction Voltage Limitation Part D:
Chapter 3 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Chapter 4 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
ES250: Electrical Science
ECE 8443 – Pattern Recognition EE 3512 – Signals: Continuous and Discrete Objectives: Definition of a System Examples Causality Linearity Time Invariance.
1 Chapter 3 Methods of Analysis Copyright © 2013 The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
1 Signals & Systems Spring 2009 Week 3 Instructor: Mariam Shafqat UET Taxila.
ابزاردقیق ارائه دهم. The device has 2 input ports, named inverting ( - ) input and non-inverting (+) input. The output is simply an amplified signal of.
Sinusoidal Steady-state Analysis Complex number reviews Phasors and ordinary differential equations Complete response and sinusoidal steady-state response.
Fundamentals of Electric Circuits Chapter 7
2. Analogue Theory and Circuit Analysis 2.1 Steady-State (DC) Circuits 2.2 Time-Dependent Circuits DeSiaMorePowered by DeSiaMore1.
ELECTRICAL TECHNOLOGY EET 103/4
Chapter 8 Methods of Analysis. Constant Current Sources Maintains the same current in the branch of the circuit regardless of how components are connected.
Parallel dc Circuits.
Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 2 A Circuit Design Example.
Efficient design of a C-band aperture-coupled stacked microstrip array using Nexxim and Designer Alberto Di Maria German Aerospace Centre (DLR) – Microwaves.
Time Domain Representation of Linear Time Invariant (LTI).
09/16/2010© 2010 NTUST Today Course overview and information.
ECE 8443 – Pattern Recognition ECE 3163 – Signals and Systems Objectives: Definition of a System Examples Causality Linearity Time Invariance Resources:
1.4. The Source-Free Parallel RLC Circuits
Signals and Systems Dr. Mohamed Bingabr University of Central Oklahoma
EENG 2610: Circuit Analysis Class 11: Capacitor and Inductor Combinations RC Operational Amplifier Circuits Oluwayomi Adamo Department of Electrical Engineering.
TSV-Constrained Micro- Channel Infrastructure Design for Cooling Stacked 3D-ICs Bing Shi and Ankur Srivastava, University of Maryland, College Park, MD,
Fourier Analysis of Signals and Systems
Fundamentals of Electric Circuits Chapter 10 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Signals and Systems Lecture # 7 System Properties (continued) Prepared by: Dr. Mohammed Refaey 1Signals and Systems Lecture # 7.
Net work analysis Dr. Sumrit Hungsasutra Text : Basic Circuit Theory, Charles A. Desoer & Kuh, McGrawHill.
Copyright ©2011 by Pearson Education, Inc. publishing as Pearson [imprint] Introductory Circuit Analysis, 12/e Boylestad Chapter 9 Network Theorems.
Time Domain Representation of Linear Time Invariant (LTI).
Signals and Systems Analysis NET 351 Instructor: Dr. Amer El-Khairy د. عامر الخيري.
SISPAD ’06 A 3-D Time-Dependent Green’s Function Approach to Modeling Electromagnetic Noise in On-Chip Interconnect Networks Zeynep Dilli, Neil Goldsman,
CAPACITANCE AND INDUCTANCE
Operational Amplifiers 1. Copyright  2004 by Oxford University Press, Inc. Microelectronic Circuits - Fifth Edition Sedra/Smith2 Figure 2.1 Circuit symbol.
Series-Parallel Circuits. Most practical circuits have both series and parallel components. Components that are connected in series will share a common.
 The differentiator or differentiating amplifier is as shown in figure.  This circuit will perform the mathematical operation of differentiation.
1.5. General Second Order Circuits
Linear Constant-Coefficient Difference Equations
Fundamentals of Electric Circuits Chapter 7
CSE 245: Computer Aided Circuit Simulation and Verification
Description and Analysis of Systems
Capacitors and Inductors
Semiconductor Laboratory
Lecture 5: Linear Systems and Convolution
A 3-D Time-Dependent Green’s Function Approach to Modeling Electromagnetic Noise in On-Chip Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk,
Homework 2 [due Jan. 31] [1] Given the circuit as shown below and a unit step voltage source at the input node s, use SPICE to simulate the circuit and.
Fundamentals of Electric Circuits Chapter 7
Chapter 3 Methods of Analysis
Electric Circuits Fall, 2017
Mathematical Models of Control Systems
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Presentation transcript:

An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer Eng. University of Maryland, College Park

Interconnect Network Modeling Objective: Investigate the response of a complex on-chip interconnect network to external RF interference or internal coupling between different chip regions Full-chip electromagnetic simulation: Too computationally- intensive Full-wave simulation possible for small “unit cell”s: Simple seed structures of single and coupled interconnects, combined to form the network. We have developed a methodology to solve for the response of such a network composed of unit cells with random inputs. Sample unit cells for a two-metal process

Interconnect Network Modeling On-chip interconnects on lossy substrates: capacitively and inductively coupled to each other – Characterized with S-parameter measurements – Equivalent circuit models found by parameter-fitting For small interconnect unit cells, create an equivalent circuit model from EM simulation results/S-parameters.

Interconnect Network Modeling The interconnect network is a linear time invariant system: It is straightforward to calculate the output to any input distribution in space and time from the impulse responses.

Response to a General Input from Impulse Responses  [x-x i ]  [ t] h i [x,t] f[x,t] We can write these input components f i [t] as Writing f i [t] as the sum of a series of time-impulses marching in time:  [x-x i ]= 1, x=x i 0, else Define the unit impulse at point x i : We calculate the system’s impulse response: Let an input f[x,t] be applied to the system. This input can be written as the superposition of time-varying input components f i [t]=f[x i,t] applied to each point x i :

Response to a General Input from Impulse Responses f i [t]F i [x,t] f[x,t] Let F i [x,t] be the system’s response to this input applied to x i : For a time-invariant system we can use the impulse response to find F i [x,t] : Then, since

Response to a General Input from Impulse Responses

The Computational Advantage Choose a spatial mesh and a time period Calculate the impulse response over all the period to impulse inputs at possible input nodes (might be all of them) The input values at discrete points in space and time can be selected randomly, depending on the characteristics of the interconnect network (coupling, etc.) and of the interference. Let Then we can calculate the response to any such random input distribution α ij by only summation and time shifting We can explore different random input distributions easily, more flexible than experimentation

A Demonstration using SPICE Goal: Simulate response at Point F3 to a discrete-time input given by the sum of two impulses at Point 2 and two at Point 5:

A Demonstration using SPICE Theoretically, the response at point F3 to this input is obtainable by the time-shifted sum of scaled impulse responses: Calculate this analytically from the simulated impulse responses and compare with simulation result

A Demonstration using SPICE

Interconnect Network Solver Outline Developed an in-house network solver. Preliminary results presented at ISDRS’05, December Inputs: A 2-D or 3-D lumped network; input waveforms with the input locations indicated; locations that the user wishes to observe responses at. Outputs: Impulse responses at given output locations to impulses at given input locations; the composite output at given output locations to the input waveforms provided. Algorithm: 1.Read in network mesh structure, the input impulse locations, the output locations 2.Set up the KCL-based system of difference equations for the mesh 3.For each impulse location, stimulate the system with a unit impulse 1.Solve for the time evolution of the voltage profile across the network 2.Record the values at the set output points, creating impulse responses vs. time 4.Use the full input waveforms together with calculated impulse responses to compose the full output at the requested output locations. Computational advantages: Impulse responses calculated once used for system response to many inputs; Impulse responses at only the desired points in the system need to be stored to calculate the output at those points for any input waveform.

Sample 2-D Network A 5x5 mesh shown for simplicity. All nodes connected resistively to neighbors and with an R//C to ground (some ground connections are shown faintly). We simulated the following circuit in SPICE to compare its results with our solver. Input points are marked with red Xs and outputs by blue circles.

Sample 2-D Network: Impulse Responses SPECTRE: impulse responses to impulse at point (2,2) Solver: impulse responses to impulse at point (2,2)

Sample 2-D Network: Impulse Responses SPECTRE: impulse responses to impulse at point (4,3) Solver: impulse responses to impulse at point (4,3)

Sample 2-D Network: Composite Response We used the following input waveform in our solver: A 2A DC signal that turns on at 1 ms and off at 5 ms, added to a 15A DC signal that turns on at 3 ms and off at 8 ms. The SPECTRE simulator was given the composite input directly. Our solver used the input data to create the convolution sum with the impulse responses.

Sample 2-D Network: Composite Response SPECTRE: Simulation result for the full input waveform Solver: Composite output from impulse responses

Sample 3-D Network Only 5x5x2 mesh shown for simplicity. Not all vertical connections shown. All nodes on the same level connected resistively to neighbors. All nodes on lowest level are connected with an R//C to ground. All nodes in intermediary levels are connected with an R//C to neighbors above and below. We present the results for a 21x21x5 mesh in the following.

Impulse Response Solver Results Solves for the response over the mesh using a system of differential equations derived from KCL equations. Given here: Results for a 11x11x5 mesh. Input points: (1,1,1) (bottom layer, southwest corner), (11,20,5) (near north edge center, topmost layer). Sample output points (5,5,1) (bottom layer, southwest of center); (11,11,3) (center layer, exact center); (20,2,5) (top layer, southeast of center).

Impulse Response Solver Results Sample impulse response over all five layers: Unit impulse at point (11,20,2). The animation shows the impulse response until t=6 nsec with 1 nsec increments.

Impulse Response Solver Results Sample impulse responses shown one layer at a time (click to play): Layer 1 Impulse at (1,1,1) Impulse at (11,20,5)

Impulse Response Solver Results Sample impulse responses shown one layer at a time (click to play): Layer 3: Note that the north-south resistors are smaller than east-west resistors; hence the uneven response distribution. Impulse at (1,1,1) Impulse at (11,20,5)

Impulse Response Solver Results Sample impulse responses shown one layer at a time (click to play): Layer 5: Note that the north-south resistors are smaller than east-west resistors; hence the uneven response distribution. Impulse at (1,1,1) Impulse at (11,20,5)

Impulse Response Solver Results

A sample input waveform: I(1,1,1)=5A, 1 ns< t <5 ns I(11,20,5)=2A, 3 ns< t <8 ns 1e-9 1e-7

Current work The method is flexible enough for mesh expansion; we are investigating computationally efficient ways of solving much larger mesh networks. We are developing unit cells modeling physical interconnect structures: On planar chips, different metal layers still form a 3-D mesh With appropriate unit cells, we can investigate the full networks of 3-D integrated chips We plan to use EM modeling tools and S-parameter measurements and extraction Example goal application: Determine which locations are most vulnerable for substrate and ground/VDD noise-sensitive subcircuits included in 3-D integrated system with different types of circuit networks on the individual layers (e.g. communication on top layer, data storage in the middle, data processing at the bottom…)

Conclusion Developing a method to model and investigate the response of a complex on-chip interconnect network to external RF interference or to internal coupling between different chip regions or subcircuits. Computational advantages: Impulse responses calculated once yield the system response to many inputs; thus flexibility in the sources that can be examined; Impulse responses at only the desired points in the system need to be stored to calculate the output at those points for any input waveform; The same unit cells can be combined for many interconnect layouts; thus flexibility in the systems that can be investigated; It is straightforward to expand the method to three- dimensional networks.