CAMs, ROMs, and PLAs. 2 Outline  Content-Addressable Memories  Read-Only Memories  Programmable Logic Arrays.

Slides:



Advertisements
Similar presentations
(Synchronous) Finite State Machines
Advertisements

Programmable Logic PAL, PLA.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
Digital Logic Design Lecture 21. Announcements Homework 7 due on Thursday, 11/13 Recitation quiz on Monday on material from Lectures 21,22.
©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.
Parity. 2 Datasheets TTL:  CMOS: 
Introduction to CMOS VLSI Design Lecture 14: CAMs, ROMs, and PLAs Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 32: Array Subsystems (DRAM/ROM) Prof. Sherief Reda Division of Engineering,
Introduction to CMOS VLSI Design CAMs, ROMs, and PLAs
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.
ENGIN112 L31: Read Only Memory November 17, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 31 Read Only Memory (ROM)
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 3 – Combinational.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 33: Array Subsystems (PLAs/FPGAs) Prof. Sherief Reda Division of Engineering,
Multiplexers, Decoders, and Programmable Logic Devices
EE466:VLSI Design CAMs, ROMs, and PLAs. CMOS VLSI Design14: CAMs, ROMs, and PLAsSlide 2 Outline  Content-Addressable Memories  Read-Only Memories 
Modern VLSI Design 2e: Chapter 6 Copyright  1998 Prentice Hall PTR Topics n Memories: –ROM; –SRAM; –DRAM. n PLAs.
Lecture 20: CAMs, ROMs, PLAs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 20: CAMs, ROMs, and PLAs2 Outline  Content-Addressable Memories  Read-Only Memories.
PLAs Programmable Logic Arrays
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 13 – Programmable.
Semiconductor Memories Lecture 1: May 10, 2006 EE Summer Camp Abhinav Agarwal.
Memory and Programmable Logic
Transistors and Logic Circuits. Transistor control voltage in voltage out control high allows current to flow -- switch is closed (on) control low stops.
Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.
Field-programmable logic devices FPLA circuits –Packaged PLA components with a fuse at every diode in both the AND and OR sections, that can be configured.
Memory Technology and Interfacing. Stored Program Model Memory Output Input CPU Stored-program computer model.
Memory and Programmable Logic Memory device: Device to which binary information is transferred for storage, and from which information is available for.
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /10/2013 Lecture 5: Combinational Logic Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE.
Modern VLSI Design 4e: Chapter 6 Copyright  2008 Wayne Wolf Topics Memories: –ROM; –SRAM; –DRAM; –Flash. Image sensors. FPGAs. PLAs.
ROM & PLA Digital Logic And Computer Design
Lecture 30 Read Only Memory (ROM)
Programmable Logic Devices
Digital Design: Principles and Practices
Chapter
1 Memory Design EE 208 – Logic Design Chapter 7 Sohaib Majzoub.
Announcements Assignment 8 posted –Due Friday Dec 2 nd. A bit longer than others. Project progress? Dates –Thursday 12/1 review lecture –Tuesday 12/6 project.
State Machines The first problem set is now online! (Due on Jan. 31st, 2011)
Memory Array Subsystems
Digital Logic Design Lecture # 14 University of Tehran.
Chapter 0 - reVieW Combinational Logic Circuit, Combinational Logic Circuit, Propagation Delay, Propagation Delay, Programmable Logic. Programmable Logic.
Programmable Logic Devices (PLDs)
EE207: Digital Systems I, Semester I 2003/2004
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
IC design options PLD (programmable logic device)
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
Programmable logic devices. CS Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs.
Digital Logic Design Lecture # 13 University of Tehran.
Programmable Logic Devices

Introduction to CMOS VLSI Design Lecture 14: CAMs, ROMs, and PLAs
Logic Devices. Decoder 2-to-4 Decoder 3-to-8 Decoder.
Transistors and Logic Circuits
Introduction to CMOS VLSI Design Lecture 14: CAMs, ROMs, and PLAs
ECE 434 Advanced Digital System L03
Lecture 23 Logistics Last lecture Today HW7 due Friday Lab8 going on
CPE/EE 422/522 Advanced Logic Design L02
ECE434a Advanced Digital Systems L02
Semiconductor Memories
Lecture 24 Logistics Last lecture Today HW7 due today
Lecture 23 Logistics Last lecture Today HW7 due Friday Lab8 going on
Lecture 21 Logistics Last lecture Today HW7 due Wednesday
CSE 370 – Winter Sequential Logic-2 - 1
Lecture 24 Logistics Last lecture Today HW7 due today
Lecture 20 Logistics Last lecture Today Graded HW back today
Lecture 20: CAMs, ROMs, PLAs
Announcements Assignment 7 due now or tommorrow Assignment 8 posted
Lecture 19 A bigger FSM example: Hungry Robot Ant in Maze.
Introduction to CMOS VLSI Design Lecture 18: CAMs, ROMs, and PLAs
Presentation transcript:

CAMs, ROMs, and PLAs

2 Outline  Content-Addressable Memories  Read-Only Memories  Programmable Logic Arrays

3 CAMs  Extension of ordinary memory (e.g. SRAM) –Read and write memory as usual –Also match to see which words contain a key

4 10T CAM Cell  Add four match transistors to 6T SRAM –56 x 43 unit cell

5 CAM Cell Operation  Read and write like ordinary SRAM  For matching: –Leave wordline low –Precharge matchlines –Place key on bitlines –Matchlines evaluate  Miss line –Pseudo-nMOS NOR of match lines –Goes high if no words match

6 Read-Only Memories  Read-Only Memories are nonvolatile –Retain their contents when power is removed  Mask-programmed ROMs use one transistor per bit –Presence or absence determines 1 or 0

7 ROM Example  4-word x 6-bit ROM –Represented with dot diagram –Dots indicate 1’s in ROM Word 0: Word 1: Word 2: Word 3: Looks like 6 4-input pseudo-nMOS NORs

8 ROM Array Layout  Unit cell is 12 x 8  (about 1/10 size of SRAM)

9 Row Decoders  ROM row decoders must pitch-match with ROM –Only a single track per word!

10 Complete ROM Layout

11 PROMs and EPROMs  Programmable ROMs –Build array with transistors at every site –Burn out fuses to disable unwanted transistors  Electrically Programmable ROMs –Use floating gate to turn off unwanted transistors –EPROM, EEPROM, Flash

12 Building Logic with ROMs  Use ROM as lookup table containing truth table –n inputs, k outputs requires __ words x __ bits –Changing function is easy – reprogram ROM  Finite State Machine –n inputs, k outputs, s bits of state –Build with ________ bit ROM and ____ bit reg

13 Building Logic with ROMs  Use ROM as lookup table containing truth table –n inputs, k outputs requires 2 n words x k bits –Changing function is easy – reprogram ROM  Finite State Machine –n inputs, k outputs, s bits of state –Build with 2 n+s x (k+s) bit ROM and (k+s) bit reg

14 Example: RoboAnt Let’s build an Ant Sensors: Antennae (L,R) – 1 when in contact Actuators: Legs Forward step F Ten degree turns TL, TR Goal: make our ant smart enough to get out of a maze Strategy: keep right antenna on wall (RoboAnt adapted from MIT OpenCourseWare by Ward and Terman) LR

15 Lost in space  Action: go forward until we hit something –Initial state

16 Bonk!!!  Action: turn left (rotate counterclockwise) –Until we don’t touch anymore

17 A little to the right  Action: step forward and turn right a little –Looking for wall

18 Then a little to the right  Action: step and turn left a little, until not touching

19 Whoops – a corner!  Action: step and turn right until hitting next wall

20 Simplification  Merge equivalent states where possible

21 State Transition Table S 1:0 LRS 1:0 ’TRTLF X X X0 101 X X Lost RCCW Wall1 Wall2

22 ROM Implementation  16-word x 5 bit ROM

23 ROM Implementation  16-word x 5 bit ROM

24 PLAs  A Programmable Logic Array performs any function in sum-of-products form.  Literals: inputs & complements  Products / Minterms: AND of literals  Outputs: OR of Minterms  Example: Full Adder

25 NOR-NOR PLAs  ANDs and ORs are not very efficient in CMOS  Dynamic or Pseudo-nMOS NORs are very efficient  Use DeMorgan’s Law to convert to all NORs

26 PLA Schematic & Layout

27 PLAs vs. ROMs  The OR plane of the PLA is like the ROM array  The AND plane of the PLA is like the ROM decoder  PLAs are more flexible than ROMs –No need to have 2 n rows for n inputs –Only generate the minterms that are needed –Take advantage of logic simplification

28 Example: RoboAnt PLA  Convert state transition table to logic equations S 1:0 LRS 1:0 ’TRTLF X X X0 101 X X

29 RoboAnt Dot Diagram

30 RoboAnt Dot Diagram