Silicon Programming--Altera Tools1 “Silicon Programming“ programmable logic Altera devices and the Altera tools major tasks in the silicon programming.

Slides:

Advertisements

Similar presentations

Lecture 15 Finite State Machine Implementation

Advertisements

Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Survey of Reconfigurable Logic Technologies

Programmable Logic Devices

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.

Implementing Logic Gates and Circuits Discussion D5.1.

Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.

The Xilinx CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.

1 Some Embedded Processor Alternatives; Processors for this course: Introduction to Altera FPGAs.

Programmable logic and FPGA

Silicon Programming--Altera Tools1 “Silicon Programming“ programmable logic Altera devices and the Altera tools major tasks in the silicon programming.

Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering.

1 programmable logic Altera devices and the Altera tools major tasks in the silicon programming process using a “.vec” file for testing UP3 core library.

Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.

CSCE 430/830 A Tutorial of Project Tools By Dongyuan Zhan Feb. 4, 2010.

Adv. Digital Circuit Design

Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.

Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Figure 1.1 The Altera UP 3 FPGA Development board

ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.

General FPGA Architecture Field Programmable Gate Array.

Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.

COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.

EE4OI4 Engineering Design Programmable Logic Technology.

Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.

RM2D Let’s write our FIRST basic SPIN program!. The Labs that follow in this Module are designed to teach the following; Turn an LED on – assigning I/O.

K&H MFG. Co., LTD. Manufacturer, Exporter & Importer for Educational Equipment & Measuring Instrument CIC-310 CPLD/FPGA Development System.

Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.

System Arch 2008 (Fire Tom Wada) /10/9 Field Programmable Gate Array.

Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Programmable Logic Devices

Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.

Field Programmable Gate Arrays (FPGAs) An Enabling Technology.

Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.

BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.

M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.

COE4OI5 Engineering Design Chapter 1: The 15 minutes design.

CEC 220 Digital Circuit Design Programmable Logic Devices

Survey of Reconfigurable Logic Technologies

EE121 John Wakerly Lecture #15

FPGA 상명대학교 소프트웨어학부 2007년 1학기.

Issues in FPGA Technologies

EET 1131 Unit 4 Programmable Logic Devices

ETE Digital Electronics

Sequential Programmable Devices

Figure 1.1 The Altera UP 1 CPLD development board.

Topics SRAM-based FPGA fabrics: Xilinx. Altera..

Complex Programmable Logic Device (CPLD) Architecture and Its Applications

ECE 4110– 5110 Digital System Design

ECE 4110–5110 Digital System Design

Sharif University of Technology Department of Computer Engineering

Programmable Logic Devices: CPLDs and FPGAs with VHDL Design

These chips are operates at 50MHz clock frequency.

Field Programmable Gate Array

Field Programmable Gate Array

Field Programmable Gate Array

Figure 3.1 Digital logic technologies.

Figure 3.1 Digital logic technologies.

Chapter 13 – Programmable Logic Device Architectures

Figure 3.1 Digital logic technologies.

Embedded systems, Lab 1: notes

Digital Fundamentals Tenth Edition Floyd Chapter 11.

Programmable Logic- How do they do that?

Implementing Logic Gates and Circuits

Programmable logic and FPGA

Presentation transcript:

Silicon Programming--Altera Tools1 “Silicon Programming“ programmable logic Altera devices and the Altera tools major tasks in the silicon programming process using a “.vec” file for testing (note: references are to textbook by Hamblen et al)

Silicon Programming--Altera Tools2 SW Programming: Silicon Programming: "silicon compilation": basic idea: restrict possible physical configurations; sacrifice area / performance for "regularity" of design; use regular physical structures to enable AUTOMATION of layout All CAD tools will sacrifice some area/performance for automation and the ability to do "large" designs, just as software compilers sacrifice some efficiency for the ability to use a high-level language instead of assembly language; designer productivity will increase substantially, however Write Program (HLL) Compile Link to Libraries Load/ Execute Write Program (HDL/Scm) Com- pile/ Link Program Device/ Execute FitSimu- late

Silicon Programming--Altera Tools3

4 LE (Logic Element) LAB (Logic Array Block) RAM Block

Silicon Programming--Altera Tools5 Device families: Example: “Cyclone”—we will use EP1C6 or EP1C2 features: »logic elements (LE’s) »RAM blocks »Global clock + Phase locked loops for clock configuration »>= 170 I/O pins Cyclone LE—figure 3.7 Cyclone LABs and interconnects: figure 3.9

Silicon Programming--Altera Tools6 Example: using a lookup table to describe a gate network: f(A,B,C) = A'B'C + A'BC' + A'BC + ABC Inputs: ABCout

Silicon Programming--Altera Tools7 Other common architectures: Product Term CPLD: Altera MAX 7000S uses matrix of produce terms; can expand to neighboring “macrocells” Figures 3.5, 3.6 Configurable logic blocks (CLB): Xilinx 4000 Figure 3.12

Silicon Programming--Altera Tools8

9

10 power VGA port parallel port PS2 port +3.3V supply LED on/off switch user-definable pushbuttons user-definable LEDs user-definable DIP switches global reset USB port serial port invalid input voltage LED UP3 BOARD and FLASH SRAM Cyclone chip +5V supply LED LC Display

Silicon Programming--Altera Tools11 Technology: SRAM General description: General information on “programmable” devices:

Silicon Programming--Altera Tools12

Silicon Programming--Altera Tools13

Silicon Programming--Altera Tools14

Silicon Programming--Altera Tools15

Silicon Programming--Altera Tools16

Silicon Programming--Altera Tools17

Silicon Programming--Altera Tools18 using the.vec file: open the simulator; then on the "File" menu choose inputs/outputs; then choose your.vec file; you must do this BEFORE opening a.scf file Note: results of the simulation cannot be saved as a.vec file. To save your results, save them as either a waveform (.vwf) or a table output (.tbl) file.