1 On-chip networks for System-on-chips Embedded System Design Yuping Dong Shiva Navab.

Slides:



Advertisements
Similar presentations
1 Dynamic Interconnection Networks Buses CEG 4131 Computer Architecture III Miodrag Bolic.
Advertisements

System Busses / Networks-on-Chip
Evaluation of On-Chip Interconnect Architectures for Multi-Core DSP Students : Haim Assor, Horesh Ben Shitrit 2. Shared Bus 3. Fabric 4. Network on Chip.
Electrical and Computer Engineering UAH System Level Optical Interconnect Optical Fiber Computer Interconnect: The Simultaneous Multiprocessor Exchange.
Presenter : Cheng-Ta Wu Kenichiro Anjo, Member, IEEE, Atsushi Okamura, and Masato Motomura IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39,NO. 5, MAY 2004.
Interconnection Networks: Flow Control and Microarchitecture.
Prof. Natalie Enright Jerger
1 Hardware Support for Isolation Krste Asanovic U.C. Berkeley MURI “DHOSA” Site Visit April 28, 2011.
Computer Science & Engineering
Reporter :LYWang We propose a multimedia SoC platform with a crossbar on-chip bus which can reduce the bottleneck of on-chip communication.
PradeepKumar S K Asst. Professor Dept. of ECE, KIT, TIPTUR. PradeepKumar S K, Asst.
On-Chip Communication Architectures Introduction ICS 295 Sudeep Pasricha and Nikil Dutt Slides based on book chapters 1, 2 1© 2008 Sudeep Pasricha & Nikil.
Transaction Level Modeling with SystemC Adviser :陳少傑 教授 Member :王啟欣 P Member :陳嘉雄 R Member :林振民 P
Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design N. Vinay Krishnan EE249 Class Presentation.
Reporter: Bo-Yi Shiu Date: 2011/05/27 Virtual Point-to-Point Connections for NoCs Mehdi Modarressi, Arash Tavakkol, and Hamid Sarbazi- Azad IEEE TRANSACTIONS.
S. Barua – CPSC 440 CHAPTER 8 INTERFACING PROCESSORS AND PERIPHERALS Topics to be covered  How to.
Feng-Xiang Huang A Low-Cost SOC Debug Platform Based on On-Chip Test Architectures.
SOC Design at BWRC: A Case Study EE249 Discussion November 30, 1999 Mike Sheets.
COMP3221 lec31-mem-bus-I.1 Saeid Nooshabadi COMP 3221 Microprocessors and Embedded Systems Lectures 31: Memory and Bus Organisation - I
OCIN Workshop Wrapup Bill Dally. Thanks To Funding –NSF - Timothy Pinkston, Federica Darema, Mike Foster –UC Discovery Program Organization –Jane Klickman,
Network based System on Chip Students: Medvedev Alexey Shimon Ofir Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.
Sonics Bus Modeling for Felix/VCC EE249 Project Presentation December 3, 1999 Mike Sheets.
Network-on-Chip Examples System-on-Chip Group, CSE-IMM, DTU.
Spring EE4272 Switch vs. Router Switch:  Def. 1: A network node that forwards packets from inputs to outputs based on header information in each.
ARTIST2 Network of Excellence on Embedded Systems Design cluster meeting –Bologna, May 22 nd, 2006 System Modelling Infrastructure Activity leader : Jan.
6/30/2015HY220: Ιάκωβος Μαυροειδής1 Moore’s Law Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips.
Network-on-Chip: Communication Synthesis Department of Computer Science Texas A&M University.
COMP3221 lec31-mem-bus-II.1 Saeid Nooshabadi COMP 3221 Microprocessors and Embedded Systems Lectures 32: Memory and Bus Organisation - II
Performance and Power Efficient On-Chip Communication Using Adaptive Virtual Point-to-Point Connections M. Modarressi, H. Sarbazi-Azad, and A. Tavakkol.
Presenter : Shao-Cheih Hou Sight count : 11 ASPDAC ‘08.
Presenter : Cheng-Ta Wu Vijay D’silva, S. Ramesh Indian Institute of Technology Bombay Arcot Sowmya University of New South Wales, Sydney.
Yao Wang, Yu Wang, Jiang Xu, Huazhong Yang EE. Dept, TNList, Tsinghua University, Beijing, China Computing System Lab, Dept. of ECE Hong Kong University.
On-Chip Networks and Testing
SHAPES scalable Software Hardware Architecture Platform for Embedded Systems Hardware Architecture Atmel Roma, INFN Roma, ST Microelectronics Grenoble,
Reporter: PCLee. Assertions in silicon help post-silicon debug by providing observability of internal properties within a system which are.
Reflections on 10 Years as a Commercial On-chip Interconnect Provider Drew Wingard CTO, Sonics, Inc.
Crossbar switches By Alejandro Ayala. Hardware design Show hardware design of several modern crossbar switches used for multiprocessing system on chip.
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Cable network and multimedia services Speaker: 陳羿仲 Advisor: 吳和庭 2012/12/05.
Top Level View of Computer Function and Interconnection.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
© 2005 Altera Corporation SOPC Builder: a Design Tool for Rapid System Prototyping on FPGAs Kerry Veenstra Workshop on Architecture Research using FPGA.
Course Wrap-Up Miodrag Bolic CEG4136. What was covered Interconnection network topologies and performance Shared-memory architectures Message passing.
© 2007 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU Hardware Design INF3430 MicroBlaze 7.1.
F. Gharsalli, S. Meftali, F. Rousseau, A.A. Jerraya TIMA laboratory 46 avenue Felix Viallet Grenoble Cedex - France Embedded Memory Wrapper Generation.
Architectural and Physical Design Optimization for Efficient Intra-Tile Communication Liza Rodriguez Aurelio Morales EEL Embedded Systems Dept.
Network on Chip - Architectures and Design Methodology Natt Thepayasuwan Rohit Pai.
COMPARISON B/W ELECTRICAL AND OPTICAL COMMUNICATION INSIDE CHIP Irfan Ullah Department of Information and Communication Engineering Myongji university,
Veronica Eyo Sharvari Joshi. System on chip Overview Transition from Ad hoc System On Chip design to Platform based design Partitioning the communication.
COMPUTER ORGANIZATIONS CSNB123. COMPUTER ORGANIZATIONS CSNB123 Expected Course Outcome #Course OutcomeCoverage 1Explain the concepts that underlie modern.
EEE440 Computer Architecture
An Architecture and Prototype Implementation for TCP/IP Hardware Support Mirko Benz Dresden University of Technology, Germany TERENA 2001.
SDN AND OPENFLOW SPECIFICATION SPEAKER: HSUAN-LING WENG DATE: 2014/11/18.
SOC Virtual Prototyping: An Approach towards fast System- On-Chip Solution Date – 09 th April 2012 Mamta CHALANA Tech Leader ST Microelectronics Pvt. Ltd,
Soc 5.1 Chapter 5 Interconnect Computer System Design System-on-Chip by M. Flynn & W. Luk Pub. Wiley 2011 (copyright 2011)
Presenter : Shao-Chieh Hou 2012/8/27 Second ACM/IEEE International Symposium on Networks-on-Chip IEEE computer society.
Multiprocessor SoC integration Method: A Case Study on Nexperia, Li Bin, Mengtian Rong Presented by Pei-Wei Li.
Spring 2007W. Rhett DavisNC State UniversityECE 747Slide 1 ECE 747 Digital Signal Processing Architecture SoC Lecture – Working with Buses & Interconnects.
Virtual-Channel Flow Control William J. Dally
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
Aditya Dayal M. Tech, VLSI Design ITM University, Gwalior.
Presented By Aditya Dayal ITM University, Gwalior.
System on a Programmable Chip (System on a Reprogrammable Chip)
Network-on-Chip Paradigm Erman Doğan. OUTLINE SoC Communication Basics  Bus Architecture  Pros, Cons and Alternatives NoC  Why NoC?  Components 
Contention-based protocols with Reservation Mechanisms
Lecture 10 Internet QoS Basic concepts Networking hardware.
HW/SW Interface Design
On-Chip Buses/Networks for SoC
Presentation transcript:

1 On-chip networks for System-on-chips Embedded System Design Yuping Dong Shiva Navab

2 SoC Communication Architectures: Background keywords Masters Slaves Channel Bridges Bus arbiters

3 Currently used communication architectures on SoC Static Priority Based Shared Bus Time Division Multiplexing Access (TDMA) Shared Bus

Ref: Lottery Bus Paper4 Static Priority Based Shared Bus

Ref: Lottery Bus Paper5 TDMA Based Shared Bus

Ref: Lottery Bus Paper6 TDMA Based Shared Bus

7 Problems with Other Architectures Static Priority Based Shared Bus lack of control over the allocation of communication bandwidth to different system components or data flows TDMA Based Shared Bus significant latencies resulting from variations in the time-profile of the communication requests

8 Examples of High-Performance Communication Architecture for SoC Designs LotteryBus Sonics µNetwork

9 LotteryBus A New High-Performance Communication Architecture for complex System-on-Chip Designs control over the fraction of communication bandwidth fast execution (low latencies)

Ref: Lottery Bus Paper10 LotteryBus

Ref: Lottery Bus Paper11 How it works The probability that bus is granted to C i : The probability that a task with t tickets can access the bus after n lottery drawings:

Ref: Lottery Bus Paper12 Lottery manager for static LOTTERYBUS architecture

Ref: Lottery Bus Paper13 Lottery manager for dynamic LOTTERYBUS architecture

Ref: Lottery Bus Paper14 Advantages of LotteryBus

15 Sonics µ Network

Sonics INC16 Sonics Design Core Decoupling Unique arbitration mechanism

Sonics INC17 Overview of µNetwork

Sonics INC18 System Based on Sonics µNetwork

Sonics INC19 Sonics µNetwork Components

Sonics INC20 SiliconBackplane µNetwork (On-Chip Interconnect)

Sonics INC21 Open Core Protocol

22 MultiChip µNetwork (Off-Chip Interconnect) Bandwidth Allocation Connects Integrated Signaling Mechanism

23 Other Examples of Communication Architecture for SOC Designs AMBA Bus ARM-based microprocessors VSIA Bus Virtual Socket Interface Alliance

24 References LOTTERYBUS: A New High-Performance Communication Architecture for System-on-Chip Designs yKanishka Lahiri zAnand Raghunathan zGanesh Lakshminarayanay Sonics' SiliconBackplane µNetwork & Open Core Protocol AMBA Flynn, D. AMBA: enabling reusable on-chip designs. IEEE Micro, vol.17, (no.4), IEEE, July-Aug p VSIA's On-chip Bus