Team Monte Cristo Joseph Carrafa Sharon Clark Scott Hassett Alex Mason The Deep Fried Game Station.

Slides:



Advertisements
Similar presentations
VHDL 8 Practical example
Advertisements

Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Programmable Interval Timer
Programmable Keyboard/ Display Interface: 8279
Microprocessor 8085/8086 Lecturer M A Rahim Khan Computer Engineering and Networks Deptt.
Local Trigger Control Unit prototype
Jason CrayJoseph Mundackal Michael WarscoRyan Sherlock.
Team Morphing Architecture Reconfigurable Computational Platform for Space.
Team Monte Cristo Joseph Carrafa Sharon Clark Scott Hassett Alex Mason The Deep Fried Game Station.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
CS150 Project Checkpoint 2 CheckPt2 is easy!!! BUT………………. This lab can be very tricky. BUT……………… Mark is here to help! You get to listen to cool.
Guitar Effects Processor Critical Design Review October, 07, 2003 Groups Members: Adam Bernstein Hosam Ghaith Jasenko Alagic Matthew Iyer Yousef Alyousef.
1 Color Discriminating Tracking System Lloyd Rochester Sam Duncan Ben Schulz Fernando Valentiner.
Programmable logic and FPGA
Jeff Burch Simon Dakermanjian Mazen Arakji Jonah Kadish Derek Smith
Coordinate Based Tracking System
Mp3 player Alma Rico and Amy Wibowo. functionality Audio –Play mp3’s stored in memory –Volume control –Additional Possible Features: Download capability.
Pyxis Aaron Martin April Lewis Steve Sherk. September 5, 2005 Pyxis16002 General-purpose 16-bit RISC microprocessor bit registers 24-bit address.
LED Light Show Critical Design Review Team Lit Michael Hatt Scott Butler Kristin Haeusler Brock Smith.
Zach Allen Chris Chan Ben Wolpoff Shane Zinner Project Z: Stereo Range Finding Based on Motorola Dragonball Processor Critical Design Review (CDR)
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
FPGA-Based Arcade Emulation Danny Funk, Cory Mohling, Tony Milosch, David Gartner, John Alexander Advisor: Philip Jones Client: Joseph Zambreno.
FPGA-Based Arcade Emulation Danny Funk, Cory Mohling, Tony Milosch, David Gartner, John Alexander Advisor: Philip Jones Client: Joseph Zambreno.
2 Lines Electronics I 2 C Analyzer Ching-Yen Beh Robert S. Stookey Advisor: Dr. J. W. Bruce.
To control the movement of a manual wheelchair by means of human voice for paralyzed patients. AIM:
Critical Design Review 27 February 2007 Black Box Car System (BBCS) ctrl + z: Benjamin Baker, Lisa Furnish, Chris Klepac, Benjamin Mauser, Zachary Miers.
Technology Date 10/17/00, Page 1 Technology s PROFIBUS Technology Chips - Modules - Development Kits.
COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.
Practical PC, 7th Edition Chapter 17: Looking Under the Hood
Add on cards. Also known as Expansion card or interface adapter. It can be inserted into an expansion slot of a motherboard to add functionality to a.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
1 SERIAL PORT INTERFACE FOR MICROCONTROLLER EMBEDDED INTO INTEGRATED POWER METER Mr. Borisav Jovanović, Prof.dr Predrag Petković, Prof.dr. Milunka Damnjanović,
Computer Architecture Lecture 8 by Engineer A. Lecturer Aymen Hasan AlAwady 30/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Group 8: Video Game Console Team Members: Rich Capone Hong Jin Cho Dave Elliott Ryan Gates.
Panzer Division bit Central Processing Unit.
SEQUENTIAL CIRCUITS Component Design and Use. Register with Parallel Load  Register: Group of Flip-Flops  Ex: D Flip-Flops  Holds a Word of Data 
CDR- Digital Audio Recorder/Player Brian Cowdrey Mike Ingoldby Gaurav Raje Jeff Swetnam.
8279 KEYBOARD AND DISPLAY INTERFACING
COMPUTER ARCHITECTURE. Recommended Text 1Computer Organization and Architecture by William Stallings 2Structured Computer Organisation Andrew S. Tanenbaum.
8254 Timer.
8279 KEYBOARD AND DISPLAY INTERFACING
بسم الله الرحمن الرحيم MEMORY AND I/O.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
Chapter Microcontroller
HCS12 Technical Training Module 15 – Break Module Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other.
Vanderbilt University Toshiba IR Test Apparatus Project Final Design Review Ahmad Nazri Fadzal Zamir Izam Nurfazlina Kamaruddin Wan Othman.
Presentation 2: A More Detailed Look Advanced VLSI Design (ECE 1193) Kent Nixon, Tom Nason, Enes Eken, and Christopher Lukas January 17, 2013.
MICROPROCESSOR INTEL 8086/8088 BY: SERA SYARMILA SAMEON.
Submitted To: Submitted By: Seminar On 8086 Microprocessors.
Memory Mapped IO (and the CerfBoard). The problem How many IO pins are available on the 8051? What if you are using interrupts, serial, etc…? We want.
Introduction to Microcontroller Technology
Class Exercise 1B.
Memory Interfacing.
PC Mouse operated Electrical Load Control Using VB Application
Introduction An interrupt is an event which informs the CPU that its service (action) is needed. Sources of interrupts: Internal fault (e.g.. divide by.
Microcontroller Based Digital Code Lock
Andes Game Emulator Aug ,2009
DIGITAL CALCULATOR USING 8051
AIM: To control the movement of a manual wheelchair by means of human voice for paralyzed patients.
Interfacing Memory Interfacing.
Jeremy Reed ATMEL AT24C512 2-wire Serial EPROM Jeremy Reed
Graphics Hardware: Specialty Memories, Simple Framebuffers
Keyboard/Display Controller (8279)
Registers.
8051 Micro Controller.
Sequential Logic.
UNIT-III Pin Diagram Of 8086
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Presentation transcript:

Team Monte Cristo Joseph Carrafa Sharon Clark Scott Hassett Alex Mason The Deep Fried Game Station

Table of Contents Overview  Functionality  Block Diagram Hardware  CPU and Memory  Video Circuit  Sound Circuit  HID Software Schedule  Full Schedule  Milestones  Division of Labor Parts  Parts Lists  Costs Conclusion

Overview System Functionality Prototype an arcade style game station capable of running a video game Provide audio-video output (video via Composite Video) Accept user input via button presses Program Tetris as the demonstrable video game for the game station

Features Video Game Station  Capable of running any comparably sized video game Separate Video & Audio Units Button Controller  Rotate, Move Left, Move Right TV Connectable  Outputs the Game on any TV Tetris  The Childhood favorite is back to stay

Block Diagram Data Bus MC68000 FPGA MC68000 Dual Port VRAM Composite Video Serial Port EPROM Audio Controller RAM

CPU and Memory MC68000 Large Address Space RAM 4Mb SRAM 1kb VRAM CY7C144

Video Features 1 Kilobyte of Dual-Port Video RAM  105 pixels per row at 0.5 microseconds per pixel  78 pixels per column at 6 rows per pixel  Total of 8190 pixels per screen, at 8 pixels per byte  CPU writes to VRAM, FPGA reads from VRAM at same time FPGA Outputs NTSC Compliant Signal  Interlacing at 60Hz  Blanking Syncing and Interlace Syncing  Analog FPGA output eliminates need for DAC

Blanking Syncing Timing Diagram

Interlace Syncing Timing Diagram

Video Circuit I/O FPGA only reads from VRAM, never writes Reads data at the same time that MC68000 writes data

FGPA Logic Circuit - Bit Input to Row Registers Sequentially steps through VRAM automatically Shifts pixels into Row REGISTERS Loads 105 pixels at a time (one row)

FGPA Logic Circuit - Row Registers to Video Output Series of Counters Control Syncing Onboard DACs sum voltage to produce NTSC signal

Sound Features Background Music  ~10 seconds  Looping  Triggered to start/stop by processor  Uses a single ISD1212 chip Row Win Music  ~3-5 seconds  Processor sends address and signals chip to play End of Game Music  ~5-7 seconds  Processor sends address and signals chip to play Row Win music and End of Game music share an ISD1212 chip

ISD1212 Pinouts REC records when input is low PLAYE, PLAYL play when input is low When A7, A6 are low, A0-A5 act as address pins When A7, A6 are high, A0-A5 act as Operational Modes Looping Operation Mode occurs when A3 is high

A7,A6,A3 set to high to enable looping Pulsing PLAYE starts playback Pulsing PLAYL ends playback Taking PLAYE high during a playback cycle will not terminate the current cycle PLAYEPLAYL Circuit Diagram for Background Music

A7, A6 set to low to enable addressing A0-A5 determine address of music clips Processor enables Chip Select and Sends Address of sound to play Processor enables Chip Select Signal and Play Signal to play sound at that address Circuit Diagram for Row Win Music and End of Game Music

Basic Application Test and Record Circuit

ISD1212 Timing Diagrams

Design of Button Circuit

Multiple Buttons Buttons can be cascaded in this manner

Reset Circuit

Controller Mock-up Three button layout *NOTE* Sharp Edges may induce hand cramps!

Software Implement Tetris  Discrete Nature  Scoring  More Button Functionality Inputs  A button – Rotate Current Block  B button – Move Left  C button – Move Right

Intermediate Deadlines Milestone 1  Complete development of individual modules  Get board to interface with video display device Milestone 2  Integrate modules  Run test executable to demonstrate working hardware

Final Goals Expo  Implement Tetris as final demonstration of functional game station. User can interface with device using HID to change the screen output Basic scoring and game rules implemented Background, Row Win and End Game Music

Schedule

Division of Labor Joe Microprocessor Software Alex Video Module Sharon Sound Module Scott HID and Interface

Description Price Quantity Total Main Board: BreadboardAesthetically ChallengedFree 1$0.00 ProcessorMC68000 Free 1$0.00 EPROMFree 2 $0.00 FPGAFree 1 $0.00 MemoryDual Port CY7C144Free 1$0.00 Misc. PartsNANDS/Resistors/Capacitors/EtcFree$0.00 Video Module: Composite Video Cable$10 1$10.00 TVFree 1$0.00 Sound Module: Sound ChipISD1212 $ $9.00 MicrophoneP9931$ $1.26 Controller: Analog Buttons$ $1.74 Casing Materials$15.00 $15.00 Total:$37.00 Parts List with Costs

Conclusion Video Game Station MC68000 Processor Video Module Sound Module Controller Runs Tetris as Demonstrable Game